32-bit General Purpose I/O Interface IC

# PIX132 User's Manual 

2005-9-08 Ver. 1.0
2012-2-20 Ver. 2.1

## Introduction

Before using the PIX132, please read this manual thoroughly to ensure correct usage according to specifications such as signal voltage, signal timing, and operational parameter values.

In general, semiconductor products can malfunction or fail to function. Therefore, when incorporating this IC into a system, ensure that a safety system is designed to prevent injury or damage to property caused by any malfunctioning of this IC.

The PIX132 is designed for application to general electronic devices such as industrial automation and robotics, measurement instruments, computers, office equipment, household electrical goods, and so on. This IC is not intended for use in high-performance, high-reliability equipment where failure or malfunctioning may directly cause death or injuries (atomic energy control equipment, aerospace equipment, transportation equipment, medical equipment and various safety devices) and operations for such uses cannot be guaranteed. The customer shall be solely responsible for the use of this IC in any such high-performance and high-reliability equipment.

## Notes on independent mode:

Before using in independent mode, make sure that INTN/TEST signals ( 14 pins) are short-circuited to GND. Keeping them open can cause malfunction due to running internal test circuits on this IC.

1. Outline ..... 6
2. How to Operate PIX132 ..... 12
2.1. General Input/Output Operation ..... 12
2.2. Simultaneous Input Latch ..... 12
2.3. Input Transition Trapping Function ..... 13
2.4. Simultaneous Output Set ..... 14
2.5. Bit Control Output ..... 14
2.6. Built-in Timer ..... 15
2.7. Interrupt Generation ..... 15
2.8. Status at Reset ..... 15
3. Pin Assignments and Signal Description ..... 16
3.1. Pin Assignments ..... 16
3.2. Signal Description ..... 17
3.3. Input/ Output Circuit ..... 19
3.4. Notes for Design Circuitry ..... 19
4. Register ..... 20
4.1. WRO Register Command Execution / Bit Control Output: 0 ..... 20
4.2. WR1 Register Bit Control Output: 1 ..... 21
4.3. WR2,3 Register -------- Data Writing ..... 21
4.4. WR4,5,6,7 Register ---- Port Output Value Setting ..... 22
4.5. RR1 Register Display of Interrupt Request Factor ..... 22
4.6. RR2,3 Register Display of Reading Data ..... 23
4.7. RR4,5,6,7 Register Display of Real-time Input/Latch Input/Output/Input Transition ..... 23
5. Commands ..... 25
5.1. Commands for Data Writing ..... 26
5.1.1. Input/Output Designation and Logical Setting ..... 26
5.1.2. Input Filter Designation ..... 26
5.1.3. Filter Time Constant Setting ..... 27
5.1.4. Timer Value Setting ..... 28
5.1.5. PAB Input Transition Enabling Setting ..... 29
5.1.6. PCD Input Transition Enabling Setting ..... 29
5.1.7. PAB Input Transition Direction Setting ..... 29
5.1.8. PCD Input Transition Direction Setting ..... 30
5.1.9. Action Mode / Interrupt Setting ..... 30
5.2. Commands for Reading Data ..... 33
5.2.1. Reading Setting Data ..... 33
5.2.2. Read Register Display Status Reading ..... 33
5.2.3. Activated Timer Value Reading ..... 34
5.3. Other Commands ..... 35
5.3.1. Timer Single Activation ..... 35
5.3.2. Timer Continuous Activation ..... 35
5.3.3. Timer Stop ..... 35
5.3.4. Timer Cycle Stop ..... 35
5.3.5. Input Transition Information Clear ..... 35
5.3.6. Read Register Display Selecting 1 ---- Real-time Input + Output ..... 36
5.3.7. Read Register Display Selecting 2 ---- Real-time Input ..... 36
5.3.8. Read Register Display Selecting 3 ---- Latch Input ..... 36
5.3.9. Read Register Display Selecting 4 ---- Output ..... 36
5.3.10. Read Register Display Selecting 5 ---- Input Transition ..... 37
5.3.11. Simultaneous Input Latch ..... 37
5.3.12. Simultaneous Output Set ..... 37
6. Independent Mode ..... 38
7. Examples ..... 40
7.1. Connection Example for the CPU ..... 40
7.2. Example Program ..... 40
7.3. Connection Example for Independent Mode ..... 43
8. Electrical Characteristics ..... 44
8.1. DC Characteristics ..... 44
8.2. AC Characteristics ..... 45
8.2.1. Measuring Condition ..... 45
8.2.2. Clock ..... 45
8.2.3. Reset Signal Width ..... 45
8.2.4. CPU Read/ Write Cycle ..... 46
8.2.5. Port Input Delay Time ..... 47
8.2.6. Port Output Delay Time ..... 47
8.2.7. Bit Control Output Delay Time ..... 47
8.2.8. Strobe Signal Width ..... 47
8.2.9. Simultaneous Input Latch Timing ..... 48
8.2.10. Simultaneous Output Set Delay Time ..... 48
8.2.11 Interrupt Delay Time ..... 49
8.2.12. Delay Time in Independent Mode ..... 49
9. Package Dimensions ..... 50
10. PIX132 Storage and Recommended Installation Conditions ..... 52
10.1 Storage of this IC ..... 52
10.2 Standard Installation Conditions by Soldering Iron ..... 52
10.3 Standard Installation Conditions by Solder Reflow ..... 52
Appendix A Clock Frequency Conversion Formula ..... 53
Appendix B Noise Removal of Built-in Integral Filter ..... 54

## 1. Outline

PIX132 is a 32 -bit general purpose I/O interface IC equipped with a built-in digital integral filter. It can independently configure input/output, input logic or filter time constant every 4-bit port. PIX132 provides various functions for output like bit control output and simultaneous output set, with a single power supply within the 3.0 to 5.5 V range so as to function on both 5 V and 3.3 V systems.

PIX132 has two operational modes as shown in Fig.1.1. The first is the CPU slave mode used in conjunction with the CPU bus and the other is the independent mode where sixteen input ports are output through a built-in integral filter. When the IMODEN input signal is set to Hi, the PIX132 operates in slave mode and when set to Low, it operates in independent mode.


Note1: In this figure, the integral filter is illustrated by $C R$, but the signal is digitally processed in the IC.
Fig.1.1 Two Operational Modes of PIX132

Fig.1.2 shows the functional configuration in the IC when used in slave mode.


Fig.1.2 Internal Circuit Configuration in Slave Mode

The PIX132 has 32 general purpose I/O signals, consisting of four 8-bit ports: Port A, Port B, Port C and Port D. Each 8-bit port is divided into upper and lower 4-bit ports and these can be independently configured for input/output, selection of filter time constant or input logic. The input signal is equipped with a built-in integral filter and each filter can select one time constant from three types.
Fig.1.3 shows the reading and writing flow of input/output signals, taking as an example a PA0 signal, one of the 32 -bit I/O signals.


Fig.1.3 Reading and Writing path of input/output signals

## Reading Flow of the Input Signal

As shown in Fig.1.3, first an input signal passes through an integral filter; a signal can be passed through without the filter. When passing through the filter, the user can select one time constant from types 1,2 and 3 which are each configurable for delay time from $1 \mu \mathrm{sec}$ to 32 msec . Every 4 -bit port can be specified as to which time constant to be used. The signal passing the filter is set to the logical level, where its level can be specified as Hi or Low to 1 .
The CPU can attain the following information regarding logical input values:
(1) Real-time Input Information about real-time input signals.
(2) Latch Input Information about all inputs which are latched simultaneously by external latch strobe signals, command writing from the CPU or the time-out of the timer.
(3) Input Transition Information about the transition of the specified input from 0 to 1 or 1 to 0 .

The CPU reads these information inputs from RR4 to 7 registers. RR4~7 registers are 8 -bit configurations respectively, corresponding to RR4:PA[7:0], RR5: $\operatorname{PB}[7: 0]$, $\operatorname{RR} 6: \operatorname{PC}[7: 0]$, $\operatorname{RR} 7: \operatorname{PD}[7: 0]$. RR4~7 registers display not only with real-time inputs but also latch inputs and input transition. These information inputs are switched by the command E5~E9h.

## Output Signal Setting

As shown in Fig.1.3, output signals can be set by the following three ways when each I/O port is designated for output.
(1) Register Data Writing Writing output data in WR4, 5, 6 and 7 registers, output is set by the 8 -bit ports, PA, PB, PC and PD.
(2) Bit Control Output Writing the assigned number corresponding to the output signal, output is set by a single bit.
(3) Simultaneous Output Writing output data in WR4, 5, 6 and 7 registers in advance, all outputs are simultaneously set at the timing of external strobe signal, command writing from the CPU and time-out of the timer.

## Digital Integral Filter

The PIX132 is equipped with a digital integral filter for each input signal of port PA~PD. This filter takes samplings of input signal level at the designated period, and then outputs the accumulation of value to the back. It provides the function that removes impulse noise, which is almost the same performance as the integral filter composed of RC (Resistance, Capacitor) elements (See appendix B.) and can reduce the space on the circuit board for RC elements and cost. In addition, once the RC elements are soldered, the time constant will be fixed. On the other hand, the built-in integral filter of this IC can alter delay time from $1 \mu \mathrm{sec}$ to 32 msec (at CLK $=16 \mathrm{MHz}$ ) any time, depending on the circumstances of the noise.


Fig.1.4 Operation of Digital Integral Filter

## Simultaneous Input Latch

This function is to latch all the input signals of port PA $\sim$ PD simultaneously in the following three ways. The user can specify which way is to be used by action mode setting command.

| (1) Strobe Signal | Latch at the rising/falling edge of the external signal(INSTB). The rising or <br> falling can be selected by action mode setting command. |
| :--- | :--- |
| (2) Command | Latch by writing the command EAh from CPU to WRO register. |
| (3) Timer | Latch at the time-out of the timer. |

The latched input information can be read out from RR4~7 registers. However, when RR4~7 registers are displaying other information, the latched input information can be read out after writing the command E7h.

## Input Transition Trapping Function

This function is to trap the transition of input signals. The transition of the input value from 0 to 1 or from 1 to 0 can be trapped concerning specified inputs. It is effective to monitor the rare transition of a signal or unexpected impulse noise that mixes with a signal. The user can specify the signal and the direction of the transition ( 0 to $1 / 1$ to 0 ) by the bit.


Fig.1.5 Operation of Input Transition Trapping
The input transition information can be read out from RR4~7 registers. However, when RR4~7 registers are displaying other information, the input transition information can be read out after writing the command E9h. Once input transition information is read out, it will be cleared.
This function is activated by clock (CLK) synchronization. If the input transition occurs in less time than CLK cycle, it may fail to be trapped.

## Simultaneous Output Set

Normally writing the signal value ( $0:$ Low and $1: \mathrm{Hi}$ ) designated for output to WR4, 5,6 and 7 registers will be set to each 8 -bit output port. Thus, as shown in Fig.1.6, when the user tries to set all of the ports PA~PD in the usual way, the output set is delayed by each port, because a time difference occurs at the time of writing to each port, PA $\sim P D$ from the CPU .


Fig.1.6 Normal Output Set

This IC can perform to simultaneously set all of the output signals of each port, PA PD by setting action mode. As shown in Fig.1.7, if the simultaneous output mode is set, then the output data of port PA, which is written in WR4 register, is temporarily latched and not outputted to port PA yet. Also values written in WR5, 6 and 7 registers are not reflected immediately and they are temporarily latched.


Fig.1.7 Simultaneous Output Set

To output data simultaneously from output ports after writing output values in WR4, 5, 6 and 7 registers, there are the following three ways:

| (1) Strobe Signal | Output at the rising/falling edge of the external signals (OTSTB). The |
| :--- | :--- |
| rising or falling can be selected by action mode setting command. |  |
| (2) Command | Output by writing the command EBh from CPU to WRO register. |
| (3) Timer | Output at the time-out of the timer. |

[Note] In a customer system, when the user tries to control switching on/off of a large current simultaneously with this function, it is necessary to take preventive measures that minimize the voltage fluctuation of GND/Power or Cross-talk between the signals which are generated by simultaneous switching of a large current.

## Bit Control Output

This function is to set an output signal by a single bit. In the ususal way, the output set is performed by writing to WR4, 5, 6 and 7 registers, so that signals are set to each 8 -bit port. Therefore, when the user tries to set one specified output signal to Hi or Low level, the user first must set the specified bit of 8 -bit output data to 1OR or 0AND, then write it to the register. This IC does not need such a burdensome operation. As shown in Fig.1.8, to set one specified signal to Low level, write the designation number for the signal to WR0 register, then the signal will be set to Low or write the designation numbert for the signal to WR1 register, then the signal will be set to Hi.


Fig.1.8 Example of Bit Control Output

## Interrupt Generation

The interrupt signal can be generated by input transition, external strobe and the timer.

| Input Transition | Interrupt can be generated at the transition of the specified input signal <br> from 0 to 1 or 1 to 0 (selectable) concerning all the input signals. |
| :--- | :--- |
| External Strobe $\quad$Interrupt can be generated at the transition of external strobe signal <br> (INSTB) for simultaneous input latch or external strobe signal (OTSTB) for <br> simultaneous output set. The CPU can efficiently control because of no <br> need to wait for these signals. |  |
| Timer | Timer can be configured within the range from $1 \mu \mathrm{sec}$ to 32 sec. <br> Interrupt can be generated at the time-out of the timer. |

## Reading Setting Value

Configuration such as input/output settings, logical settings, filter settings, output data or all setting data set by the CPU can be read out. The current setting data can be read any time so that the CPU does not need to separately keep such output data even when bit control output is performed.

## Independent Mode Operation

Independent mode is the operation mode that mainly uses only the integral filter function of this IC and does not connect this IC to the CPU bus. Fixed 16 bit inputs are output to fixed output signals through the integral filter.
The filter time constant can be set to 4-bit of PA[3:0], 4-bit of PA[7:4] and 8-bit of PB[7:0] respectively. And each delay time of the time constants can be externally designated within the range from $1 \mu \mathrm{sec}$ to 32 msec .


In addition, the signal for filter enable/disable, output signal holding and output signal enabling (enable/high impedance) are prepared.

## 2. How to Operate PIX132

### 2.1. General Input/Output Operation

This chapter shows the user how to operate PIX132 in slave mode which is used in conjunction with the CPU bus. PIX132 has four 8 -bit ports, port PA, PB, PC and PD. Each 8 -bit port is divided into upper and lower 4 -bit ports and these 4 -bit ports can be independently configured input/output, input logic or filter. The operating procedures, such as configuration of each port, input reading and output set, are shown as follows:

## (1) Input/Output and Input Logical Setting

Configure each port whether to be used as input or output. When used as input, input logic is also configured either Hi or Low to 1.

## (2) Input Filter Designation

Concerning the port configured as input, the user specifies whether to pass through the integral filter or not. In the case of using the integral filter, the user can select one time constant from three types.

## (3) Filter Time Constant Setting

Configure the time constant of the integral filter of this IC. There are three types of time constants 1,2 and 3. Each time constant can configure the delay time within the range from $1 \mu \mathrm{sec}$ to 32 msec .

| Reference | Page |
| :---: | :---: |
| 5.1 $\quad$ Commands for Data Writing | 26 |
| 5.1.1 Input/Output and Input Logical <br> Setting | 26 |


|  | Reference | Page |
| :--- | :--- | :---: |
| 5.1 | Commands for Data Writing | 26 |
| 5.1.2 | Filter Time Constant Setting | 27 |


|  | Reference | Page |
| :--- | :---: | :---: |
| 5.1 | Commands for Data Writing | 26 |
| 5.1.3 | Filter Time Constant Setting | 27 |

## (4) Input Reading

Switch RR4, 5, 6 and 7 registers to a display "Real-Time Input" by writing Read Register Display Selecting 2 command (E6h).
Reading RR4, 5, 6 and 7 registers corresponding to each port, the current input signal status (the input value configured logical setting after passing the filter) is available.

## (5) Output Set

When the port is configured as output, output signals can be set by writing the data in WR4, 5, 6 and 7 registers.
To read out the output data currently set, write Read Register Display Selecting 4 command (E8h) and then switch RR4, 5, 6 and 7 registers to a display "Output".

| Reference | Page |
| :---: | :---: |
| 5.3.7 Read Register Display <br> Selecting 2 | 36 |
| 4.7 $\quad$ RR4,5,6,7 Register | 23 |


| Reference | Page |
| :---: | :---: |
| 4.4 WR4,5,6,7 Register | 22 |
| 5.3.9 Read Register Display <br> Selecting 4 | 36 |
| 4.7 $\quad$ RR4,5,6,7 Register | 23 |

### 2.2. Simultaneous Input Latch

This function is to latch all the input signals of port PA~PD simultaneously. To latch simultaneously, there are three ways: strobe signal, commands and the timer. The user can specify which way is to be used by action mode/interrupt setting command.

## (1) Latch by Strobe Signal or Commands

To perform simultaneous input latch by strobe signal (INSTB) or commands, set 1 to WR2/D2 bit by action mode/interrupt setting command and then specify whether to use the rising edge or falling edge of the strobe signal (INSTB) by WR2/D5 bit.

All the signals (the input value after passing through the filter) configured as input are latched by the transition of INSTB signal or can be latched by writing Simultaneous Input Latch Command (EAh). Simultaneous input latch data will be kept until next transition of INSTB signal or simultaneous input latch

| Reference | Page |
| :--- | :---: |
| 5.1.9 Action Mode/Interrupt Setting | 30 |
| 5.3.11 Simultaneous Input Latch | 37 | command (EAh) are written.

If WR3/D1 bit is set to 1 by action mode/interrupt setting command, an interruption can be generated by the transition of INSTB signal.
[Note1] Depending on the level of the INSTB signal, data may be latched at the writing of action mode/interrupt setting command (C8h). For instance, when INSTB signal goes Hi and action mode/interrupt setting command (C8h) is written at the rising edge, data will also be latched at the time of the command writing.
[Note2] After latched by the transition of the INSTB signal, the next latch is not performed for a maximum of 4CLK cycles even though INSTB signal alters.

## (2) Latch by Timer

PIX132 is equipped with a built-in timer which can set within the range from $1 \mu \mathrm{sec}$ to 32 sec . All the input signals are simultaneously latched at the time-out of the timer. The timer can be operated by single activation command or continuous activation command which repeatedly operates until the CPU stops it. In continuous activation command, Input values are latched every time-out. The procedures for simultaneous input latch by the timer are shown as follows:
(1) Set 1 to WR2/D3 bit by mode/interrupt setting command. Also set 1 to WR3/D0 bit if you need to generate the interrupt by the time-out.
(2) Set the timer value.
(3) Activate the timer by single activation command or continuous activation command.
(4) Confirm the time-out by reading the activated timer value or the interrupt generation. When confirming by the interrupt generation, the user can validate the interruption from the timer by RR1/D0 bit. INTN signal will be released by reading RR1/D0 $=1$.

| Reference | Page |
| :--- | :---: |
| 5.1.9 Action Mode/Interrupt Setting | 30 |
| 5.1.4 Timer Value Setting | 28 |
| 5.3.1 Timer Single Activation | 35 |
| 5.3.2 Timer Continuous Activation | 35 |
| 5.2.3 Activated Timer Value Reading | 34 |
| 4.5 RR1 Register | 22 |

## (3) Reading Latched Input Value

Latched input value can be read from RR4, 5, 6 and 7 registers. At this time, RR4, 5, 6 and 7 registers should display "Latch Input", so write Read Register Display Selecting 3 Command (E7h) in advance to switch RR4, 5, 6 and 7 registers to a display "Latch Input".

| Reference | Page |
| :---: | :---: |
| 5.3.8 Read Register Display <br> Selecting 3 | 36 |
| 4.7 $\quad$ RR4,5,6,7 Register | 23 |

### 2.3. Input Transition Trapping Function

This function is to trap the transition of input signals concerning all of the input signals.

## (1) Setting

Configure whether to enable or disable the transition trapping function and specify the direction of the transition whether to trap the input value from 0 to 1 or from 1 to 0 for each input signal.
Enable/Disable can be set by PAB Input Transition Enabling Command or PCD Input Transition Enabling Command. And the direction of the transition can be set by PAB Input Transition Direction Command or PCD Input Transition Direction Command.

| Reference | Page |
| :---: | :---: |
| 5.1.5 PAB Input Transition Enabling | 29 |
| Setting | 29 |
| 5.1.6 PCD Input Transition Enabling <br> Setting | 29 |
| 5.1.7 PAB Input Transition Direction <br> Setting | 30 |
| 5.1.8 PCD Input Transition Direction <br> Setting |  |

## (2) Transition Trapping Behavior

Regarding the signal enabled by Input Transition Enabling Command, the transition trapping function is immediately operated. When an input value goes to the specified direction, the input transition becomes " 1 ". This " 1 " is kept until the register corresponding to the input signal is read out even though the transition of the input signal occurs repeatedly.

## (3) Reading Input Transition

Input transition information can be read from RR4, 5, 6, and 7 registers. At this time, RR4, 5, 6 and 7 registers should display "Input Transition", so write Read Register Display Selecting 5 Command(E9h) in advance to switch RR4, 5, 6 and 7 registers to a display "Input Transition".
Input transition information will be cleared once read out.

## (4) Clearing Transition Information

Input transition information of each register is cleared by reading RR4~7 registers. Or it can be cleared for all the registers by command.

| Reference | Page |
| :---: | :---: |
| 5.3.10 Read Register Display <br> Selecting 5 | 37 |
| $4.7 \quad$ RR4,5,6,7 Register | 23 |

[Note] This function is activated by clock (CLK) synchronization. Even without the filter, if the input transition occurs in less time than CLK cycle, it may fail to be trapped.

### 2.4. Simultaneous Output Set

This function is to set all of the output signals in PA~PD ports simultaneously. To set the output simultaneously, there are three ways: strobe signal, commands and the timer. The user can specify which way is to be used by action mode/interrupt setting command.

## (1) Simultaneous Output by Strobe Signal or Commands

To perform simultaneous output set by a strobe signal (OTSTB) or commands, set 1 to WR2/D0(Simultaneous Output 1) bit by action mode/interrupt setting command, and specify either the rising edge or falling edge of the strobe signal (OTSTB) by WR2/D4 bit.
If WR2/D0(Simultaneous Output 1) bit is set to 1 and action mode/interrupt setting command is written, then output signals cannot be changed by writing the output value in WR4, 5, 6 and 7 registers. Write the output value to all of WR4, 5, 6 and 7 registers and then make the strobe signal (OTSTB) change or write simultaneous output set command, all the output signals will be set

| Reference | Page |
| :---: | :---: |
| 5.1.9 Action Mode/Interrupt Setting | 30 |
| 5.3.12 Simultaneous Output Set | 37 |
| 4.4 WR4,5,6,7 Register | 22 | simultaneously.

If WR3/D2 bit is set to 1 by action mode/interrupt setting command, interrupt can be generated at the transition of the OTSTB signal.

## (2) Simultaneous Output Set by Timer

PIX132 is equipped with a built-in timer which can set within the range from $1 \mu \mathrm{sec}$ to 32 sec . Activating the timer, the user can simultaneously output the output values already written in WR4, 5, 6 and 7 registers at the time-out of the timer. There are two modes of timer behavior, single activation which works only once and continuous activation which repeatedly operates until the CPU stops it. In continuous activation, output values written in WR4, 5, 6 and 7 registers are simultaneously output every time-out. The procedures of simultaneous output set by the timer are shown as follows:
(1) Set 1 to WR2/D1 bit by mode/interrupt setting command. Also set 1 to WR3/D0 bit if you need to generate the interrupt by the time-out.
(2) Set the timer value.
(3) Write output values in WR4, 5, 6 and 7 registers.
(4) Activate the timer by single activation command or continuous activation command.
(5) Confirm the time-out by reading the activated timer value or the interrupt generation. Output signals are set at the time-out.
(6) With the interrupt generation, the user can validate the interruption from

| Reference | Page |
| :--- | :---: |
| 5.1.9 Action Mode/Interrupt Setting | 30 |
| 5.1.4 Timer Value Setting | 28 |
| 5.3.1 Timer Single Activation | 35 |
| 5.3.2 Timer Continuous Activation | 35 |
| 5.2.3 Activated Timer Value Reading | 34 |
| 4.4 WR4,5,6,7 Register | 22 | the timer by RR1/D0 bit. INTN signal will be released by reading RR1/D0 $=1$.

(7) When the timer is activated in continuous activation, write next output values in WR4, 5, 6 and 7 registers and then repeat (5) to (6).

## Notes on Simultaneous Output Set:

## - Output Port Capacitance Load

Please do not set the capacitance load over 50 pF per output port to all the outputs simultaneously, as an operation error may occur. In such a case, place the driver IC after the output port.

## - Preventive measures for Simultaneous Switching

In a customer system, when the user tries to control switching on/off of a large current in the back step of this IC using the simultaneous output set function, it is necessary to take preventive measures that minimize the voltage fluctuation of GND/Power or Cross-Talk between the signals whch are generated by simultaneous switching of a large current.

## - Delay in Port PA, PD

To avoid malfunction by simultaneous switching in the IC, outputs of ports PA, PD are delayed about 7 nsec (VDD $=5 \mathrm{~V}$ typ. value) from those of ports $\mathrm{PB}, \mathrm{PC}$. See section 8.2.9.

### 2.5. Bit Control Output

This function is to set an output signal by a single bit. When the user tries to set a specified output signal to Low level, write the designation number for the signal to WR0 register, then the signal will be set to Low. And write the

| Reference | Page |  |
| :---: | :--- | :---: |
| 4.1 | WR0 Register | 20 |
| 4.2 | WR1 Register | 21 | designation number for the signal to WR1 register, then the corresponding signal will be set to Hi.

### 2.6. Built-in Timer

PIX132 is equipped with a built-in timer which can set within the range from $1 \mu \mathrm{sec}$ to 32 sec . The following three operations can be performed at the time-out of the timer. Please refer to each section.

```
- Simultaneous Input Latch Section 2.2
- Simultaneous Output Set Section 2.4
- Interrupt Generation Section 2.7
```

Procedures to activate the timer are shown as follows:
(1) Set the timer value.
(2) If you need to generate the interrupt by the time-out, set 1 to WR3/D0 bit by mode/interrupt setting command.
(3) Activate the timer by single activation command or continuous activation command.
(4) To stop the single activated timer, write Timer Stop Command. And to stop the continuous activated timer, write Timer Stop Command or Timer Cycle Stop Command.

| Reference | Page |
| :--- | :---: |
| 5.1.9 Action Mode/Interrupt Setting | 30 |
| 5.1.4 Timer Value Setting | 28 |
| 5.3.1 Timer Single Activation | 35 |
| 5.3.2 Timer Continuous Activation | 35 |
| 5.3.3 Timer Stop | 35 |
| 5.3.4 Timer Cycle Stop <br> 5.2.3 Activated Timer Counter Value <br> Reading | 34 |

### 2.7. Interrupt Generation

This IC has an interrupt output signal (INTN) to the CPU. The INTN signal is the open drain output so that it is necessary to pull up to the VDD through resistance. Interrupt can be generated by the following four operations. To enable each interrupt generation, specify it by action mode/interrupt setting command.

## - Time-out of the timer

- Transition of INSTB signal at the simultaneous input latch

| Reference | Page |
| :---: | :---: |
| 5.1.9 Action Mode/Interrupt Setting | 30 |

- Transition of OTSTB signal at the simultaneous output set
- Input Transition


### 2.8. Status at Reset

At resetting, each configurable operation in slave mode of this IC is shown as follows:

| Operation | Status at Reset | Related Commands |
| :---: | :---: | :---: |
| Port PA~PD Input/Output | All the signals are Input. | Designation of Input/Output and Logical Setting. |
| Port PA~PD Input Logic | All the signals are 0 . (Hi to 1) |  |
| Port PA~PD Filter Designation | All the signals are without filter. | Input Filter Designation |
| Filter Time Constant 1, 2, 3 | All of $1,2,3$ is 0 . (Delay Time 1 $\mu$ ) | Filter Time Constant Setting |
| Timer Value | 0 | Timer Value Setting |
| PAB, PCD Input Transition Enabling/Disabling | All the signals are disabled. | PAB, PCD Input Transition Enabling Setting |
| PAB, PCD Input Transition Direction | All the signals are 0 . (Transition of input value from 0 to 1.) | PAB, PCD Input Transition Direction Setting |
| Simultaneous Output 1 (Strobe/Commands) | Disable | Action Mode/Interrupt Setting |
| Simultaneous Output 2 (Timer) | Disable |  |
| Simultaneous Input Latch 1 (Strobe/Commands) | Disable |  |
| Simultaneous Input Latch 2 (Timer) | Disable |  |
| OTSTB Direction | 0 (the rising edge) |  |
| INSTB Direction | 0 (the rising edge) |  |
| Interrupt by Timer | Disable |  |
| Interrupt by Simultaneous Input Latch INSTB Signal | Disable |  |
| Interrupt by Simultaneous Output OTSTB Signal | Disable |  |
| Interrupt by Input Transition | Disable |  |

## 3. Pin Assignments and Signal Description

### 3.1. Pin Assignments



- 64 pin TQFP package, external package: $12 \times 12 \mathrm{~mm}$, lead pitch: 0.5 mm , lead free
- See Chapter 9 for the package dimensions.


### 3.2. Signal Description

See section 3.3 for Input/Output in the table.

| Signal Name | $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | Input/Output | Signal Description |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Slave Mode | Independent Mode |
| CLK | 58 | Input A | Clock: clock signal for internal sy The standard frequency is 16 MHz timer value is based upon. If the the filter time constant or timer v | chronous circuits of PIX132. which the filter time constant or frequency setting is not 16 MHz , ue will differ. |
| D0/PALF0 | 4 | Bi-directional A | D0 ~ D7 Data Bus: 3-state bi-directional 8 -bit data bus, used in conjunction with system data bus. D7 is the highest signal and DO is the lowest signal. Low is 0 and Hi is 1 . When CSN is Low and RDN is Low, these signals are for outputting. | PALFO~3: signals for PA lower 4-bit (PAO~3) inputs to set the time constant of an integral filter. PALF3 is the highest signal and PALFO is the lowest signal. Low is 0 and Hi is 1 . |
| D1/PALF1 | 3 | Bi-directional A |  |  |
| D2/PALF2 | 2 | Bi-directional A |  |  |
| D3/PALF3 | 1 | Bi-directional A |  |  |
| D4/PAHF0 | 64 | Bi-directional A |  | PAHFO $\sim 3$ : signals for PA upper 4-bit (PA4~7) inputs to set of the time constant of an integral filter. PAHF3 is the highest signal and PAHFO is the lowest signal. Low is 0 and Hi is 1 . |
| D5/PAHF1 | 63 | Bi-directional A |  |  |
| D6/PAHF2 | 62 | Bi-directional A |  |  |
| D7/PAHF3 | 61 | Bi-directional A |  |  |
| A0/PBF0 | 10 | Input A | A0 ~ A2 Address: address signals for host CPU to access the read /write registers. A2 is the highest signal and $A 0$ is the lowest signal. <br> Low is 0 and Hi is 1 . | PBF0~3: signals for port PB (PB0~7) inputs to set the time constant of an integral filter. PBF3 is the highest signal and PBFO is the lowest signal. Low is 0 and Hi is 1 . |
| A1/PBF1 | 9 | Input A |  |  |
| A2/PBF2 | 8 | Input A |  |  |
| CSN/PBF3 | 11 | Input A | Chip Select: input signal for selecting PIX132 as I/O device. Set Low level for data reading and writing. | [Note] Please note that the pins for PBF3~0 are not in sequence. |
| WRN/PAFE | 12 | Input A | Write Strobe: set Low when data is written in the write registers. When WRN is Low, CSN and A2~A0 must be valid. When WRN is up ( $\uparrow$ ), the data will be latched in the write register. D7~D0 should be valid before or after WRN up ( $\uparrow$ ). | PA Filter Enable: signal to enable the integral filter of PA input. Hi is enable and Low is disable. When it is disabled, PA input is directly output to port PC without the filter. |
| RDN/PBFE | 13 | Input A | Read Strobe: set Low when data is read out from the read register. When CSN is set to Low and RDN is set to Low, the data of the read register selected by A2~A0 address signal is output to the data bus during RDN Low. | PB Filter Enable: signal to enable the integral filter of PB input. Hi is enable and Low is disable. When it is disabled, PB input is directly output to port PD without the filter. |
| RESETN | 6 | Input A | Reset: reset (initialize) signal for PIX132. Setting to Low, PIX132 will be reset. Power-on reset by RESETN signal is necessary. After PIX132 has been reset, all of the ports of PA~PD will be input. And all of mode settings are also initialized. See section 2.8. | Reset: reset (initialize) signal for PIX132. When RESETN signal is Low, outputs of port PC, PD will be Low regardless of input signals of port PA, PB. |


| Signal Name | PinNumber | Input/Output | Signal Description |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Slave Mode | Independent Mode |
| INTN/TEST | 14 | Bi-directional A | Interrupt: output signal of interrupt request for host CPU. If the interrupt is generated by any interrupt factor, INTN will become Low. After the interrupt is released, it will return to $\mathrm{Hi}-\mathrm{Z}$ level. | Test: input signal for testing the internal circuits. When in independent mode (IMODEN=Low), this signal must be connected to GND, or the internal test circuits will be activated. |
| IMODEN | 60 | Input A | Independent Mode: Set Low (connect to GND) when PIX132 is operated in independent mode. And set Hi (connect to VDD) when PIX132 is operated in CPU slave mode. |  |
| PA7~PA0 | $\begin{gathered} 47,48,51, \\ 52, \\ 53,54,55, \\ 56 \end{gathered}$ | Bi-directional A | Port A: PA, 8-bit I/O ports. Upper 4-bit and lower 4-bit can be independently configured input/output by mode setting. | PA, 8-bit input ports. These are for input only. |
| PB7~PB0 | $\begin{gathered} \hline 37,38,41, \\ 42, \\ 43,44,45, \\ 46 \end{gathered}$ | Bi-directional A | Port B: PB, 8-bit I/O ports. Upper 4-bit and lower 4-bit can be independently configured input/output by mode setting. | PB, 8-bit input ports These are for input only. |
| PC7~PC0 | $\begin{gathered} 27,28,29 \\ 30, \\ 33,34,35, \\ 36 \end{gathered}$ | Bi-directional A | Port C: PC, 8-bit I/O ports. Upper 4-bit and lower 4-bit can be independently configured input/output by mode setting. | PC, 8-bit output ports. <br> PA input signal is output through an integral filter. |
| PD7~PD0 | $\begin{gathered} \hline 17,18,19, \\ 20, \\ 21,24,25, \\ 26 \\ \hline \end{gathered}$ | Bi-directional A | Port D: PD, 8-bit I/O ports. Upper 4-bit and lower 4-bit can be independently configured input/output by mode setting. | PD, 8-bit output ports. <br> PB input signal is output through an integral filter. |
| INSTB/HLD <br> N | 15 | Input A | Input Latch Strobe: strobe pulse to latch PA~PD inputs. Mode setting is necessary to function this. | Hold: hold the output of ports PC, PD. This signal is low level to hold the port PC, PD. |
| OTSTB/OEN | 16 | Bi-directional B (uses input only) | Output Latch Strobe: strobe pulse input for PA~PD outputs to simultaneously output. Mode setting is necessary to function this. | Output Enable: signal to enable PC, PD output ports. When this signal is low, PC, PD output signals will be enabled. And when Hi , they wll be high impedance. |
| VDD | $\begin{gathered} 5,22,31, \\ 39,49,59 \end{gathered}$ |  | +5 V (or +3.3 V ) Power Terminal. <br> All of the 6 pins must be connected to the power pattern on the substrate. |  |
| GND | $\begin{aligned} & 7,23,32 \\ & 40,50,57 \end{aligned}$ |  | Ground OV Terminal. <br> All of 6 pins must be connected to the ground pattern on the substrate. |  |

### 3.3. Input/ Output Circuit

| Input A | More than 10k $\Omega \sim$ hundreds of kilo impedance is for internal impedance, which can pull up the <br> VDD to the TTL Level input of a Smith trigger. <br> CMOS and TTL can be connected. <br> The user should open or pull up to VDD if the input is not used. |
| :---: | :--- |
| Bi-directional | Input side is TTL Smith trigger, which is high impedance because it is not pulled up with high <br> resistance in the IC. Pull up signals, which are not used, with high resistance to VDD or pull <br> down to GND. Concerning data signals (D7~DO), the user should pull up the data bus with high <br> resistance for signal line not to attain high impedance. <br> Output side is CMOS level output, 8mA driving buffer at VDD=5V (High level output current <br> IOH=-8mA, VOH=2.4Vmin, Low level output current IOL=8mA, VOL=0.4Vmax) and 4mA driving <br> buffer at VDD=3.3V (Hi level output current IOH=-4mA, VOH=2.4Vmin, Low level output current <br> IOL=4mA, VOL=0.44Vmax). |
| Bi-directional | The same circuit as bi-directional A but uses input only. Input side is TTL Smith trigger, which is <br> high impedance because it is not pulled up with high registance in the IC. When IMODEN is <br> Low (independent mode), INTN/TEST signal must be connected to GND, or the internal test <br> circuit will be activated and the OTSTB/OEN signal will be output. |

### 3.4. Notes for Design Circuitry

Processing of GND, VDD Terminals
Make sure that all of GND and VDD terminals are each connected to the ground pattern and the power pattern on the substrate.

## De-coupling Capacitor

Please connect VDD and GND with two to four De-coupling capacitors (about $0.1 \mu \mathrm{~F}$ ).

## 4. Register

This chapter indicates to the user how to access all the registers in PIX132, and what the mapping addresses are of these registers.
Both read and write registers have eight registers respectively and each register consists of 8 -bit.

## Writing/ Reading Operation

In order to write the data of the write register, select the register by A2~A0 signal, if CSN signal is Low and WRN signal is set from Low to Hi, values of the data bus (D7~D0) will be written in the selected register. Also in order to read the data of the read register, select the register by A2~A0 signal, if CSN signal is Low and RDN signal is set to Low, values of the read register will be output to the data bus (D7~D0). For more details on read/ write timing, please refer to chapter 8.4.2.

- Write Register

| Address |  |  | Symbol |  |
| :---: | :---: | :---: | :---: | :--- |
| A2 | A1 | A0 |  |  |
| 0 | 0 | 0 | WR0 | Command Execution, Bit Control Output: 0 |
| 0 | 0 | 1 | WR1 | Bit Control Output: 1 |
| 0 | 1 | 0 | WR2 | Data Writing (Lower) |
| 0 | 1 | 1 | WR3 | Data Writing (Upper) |
| 1 | 0 | 0 | WR4 | Port PA Output Value Setting |
| 1 | 0 | 1 | WR5 | Port PB Output Value Setting |
| 1 | 1 | 0 | WR6 | Port PC Output Value Setting |
| 1 | 1 | 1 | WR7 | Port PD Output Value Setting |

- Read Register

| Address |  |  | Symbol | Function |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| A2 | A1 | A0 |  |  |  |
| 0 | 0 | 0 | RR0 | Not used |  |
| 0 | 0 | 1 | RR1 | Display of Interrupt Request Factor |  |
| 0 | 1 | 0 | RR2 | Display of Reading Data (Lower) |  |
| 0 | 1 | 1 | RR3 | Display of Reading Data (Upper) |  |
| 1 | 0 | 0 | RR4 | Port PA Display of Real-time Input, Latch Input, Output, Input Transition |  |
| 1 | 0 | 1 | RR5 | Port PB Display of Real-time Input, Latch Input, Output, Input Transition |  |
| 1 | 1 | 0 | RR6 | Port PC Display of Real-time Input, Latch Input, Output, Input Transition |  |
| 1 | 1 | 1 | RR7 | Port PD Display of Real-time Input, Latch Input, Output, Input Transition |  |

### 4.1. WRO Register <br> $\qquad$ Command Execution / Bit Control Output: 0

WR0 Register is used for the following two functions:
(1) Command Execution

Writing a value more than C0 (hex) to WR0 register, PIX132 takes it as a command and then the corresponding command is executed. Please refer to chapter 5 for command execution.
(2) Bit Control Output: 0

The function for only one output signal to be set to low by writing the number corresponding to the output signal to WR0 register. Write the signal designation number corresponding to the signal shown in the table to D4~D0 of WR0 register, and the corresponding output signal will be low.
[Note] Bit control output: 0 is disabled when the simultaneous output is set (D0 or D1 by C8 command.).

WR0


Bit Control Output: 0
(Output: Low)
Signal Designation Number

| Signal Designation <br> Number <br> $(H E X)$ | Signal <br> Name | Pin Number | Signal Designation <br> Number <br> (HEX) | Signal <br> Name | Pin Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | PA0 | 56 | 10 | PC0 | 36 |
| 01 | PA1 | 55 | 11 | PC1 | 35 |
| 02 | PA2 | 54 | 12 | PC2 | 34 |
| 03 | PA3 | 53 | 13 | PC3 | 33 |
| 04 | PA4 | 52 | 14 | PC4 | 30 |
| 05 | PA5 | 51 | 15 | PC5 | 29 |
| 06 | PA6 | 48 | 16 | PC6 | 28 |
| 07 | PA7 | 47 | 17 | PC7 | 27 |
| 08 | PB0 | 46 | 18 | PD0 | 26 |
| 09 | PB1 | 45 | 19 | PD1 | 25 |
| $0 A$ | PB2 | 44 | 14 | PD2 | 24 |
| $0 B$ | PB3 | 43 | $1 B$ | PD3 | 21 |
| $0 C$ | PB4 | 42 | $1 C$ | PD4 | 20 |
| $0 D$ | PB5 | 41 | $1 D$ | PD5 | 19 |
| $0 E$ | PB6 | 38 | $1 E$ | PD6 | 18 |
| $0 F$ | PB7 | 37 | $1 F$ | PD7 | 17 |

- It will be disabled when the designation of the signal is not defined as output.
- [Note] Set 0 to D7~5 bits of WR0 register, or unexpected commands may be executed.


### 4.2. WR1 Register ----------- Bit Control Output: 1

The function for only one output signal to be set to Hi by writing the number corresponding to the output signal to WR1 register. Write the signal designation number corresponding to the signal shown in the table in section 4.1. to D4~D0 of WR1 register, and the corresponding output signal will be Hi.

[Note] Bit control output: 1 is disabled when simultaneous output is set (D0 or D1 by C8 command.).

### 4.3. WR2,3 Register

$\qquad$

## Data Writing

WR2, 3 registers are used to set the data of commands for data writing. Writing the command code to WR0 register after setting the data to WR2, 3 registers, the contents of WR2, 3 registers will be taken to the IC. When the data is a 2 -byte length, set low-byte data to WR2 register and high-byte data to WR3 register. When the data is a 1-byte length, only set to WR2 register with no need to set 0 to WR3 register.


High-byte of Writing Data

### 4.4. WR4,5,6,7 Register ---- Port Output Value Setting

These registers are configurable output values of each port $\mathrm{PA}, \mathrm{PB}, \mathrm{PC}$ and PD . Low can be set to 0 to the corresponding bit of each signal and Hi to 1 as well. If the user only sets each half of the port to output mode, either value ( 1 or 0 ) can be set to the rest of signals configured as input mode. They are ignored.

| WR4 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Port PA Output Value Setting 0:Low 1:Hi |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |  |
|  |  |  |  |  |  |  |  |  |  |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| WR5 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 | Port PB Output Value Setting |


|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | WR6 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
|  | Port PC Output Value Setting |  |  |  |  |  |  |  |  |


|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR7 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
|  | Port PD Output Value Setting |  |  |  |  |  |  |  |

- If the user enables simultaneous output 1, 2 (See action mode/interrupt setting command (C8h)), output does not alter immediately after writing the value to WR4, 5, 6 and 7 registers.
- When the user does not set the input/output of each signal to output mode by input/output designation command (C0h), data will not output by writing to these registers.


### 4.5. RR1 Register

$\qquad$ Display of Interrupt Request Factor

Displays the interrupt request factor (except for input transition). 1 indicates that is the interrupt request factor.

|  | D7 |  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RR1 | 0 | 0 | 0 | 0 | 0 | OTS | INS | TIM | 1: Interrupt Request |


| D0 | TIM | indicates the time-out of the timer. (timer count = the setting value). When the timer is in continuous activation, timer count = at the setting value. |
| :---: | :---: | :---: |
| D1 | INS | indicates the transition of INSTB signal. |
| D2 | OTS | indicates the transition of OTSTB signal. |

- To generate the interrupt, the interrupt factor which is needed must be enabled by action mode/interrupt setting command (C8h) in advance.
- Once the CPU reads out, all the bits of RR1 register will be cleared.


## Common Interrupt Operation

When the interrupt factor enabled by action mode/interrupt setting command is generated, the INTN signal will go from Hi-Z to Low level and 1 will be set to the proper bit of RR1 register. And after reading RR1 register during interrupt processing routine in the CPU, the INTN output signal will return to Hi-Z and all the bits of RR1 register will be cleared to 0 .


In the case when next factor has been generated while reading RR1 register.
When the interrupt generation of each factor and the timing of reading from the CPU overlaps, the interrupt generation will be held internally until reading is finished, so PIX132 does not miss next interrupt generation by reading.


In the case when next factor has been generated ahead of reading RR1 register after an interruption occurred. When the same factor has been generated again ahead of reading RR1 after an interruption occurs, this interrupt generation is ignored.


### 4.6. RR2,3 Register ---------- Display of Reading Data

RR2, 3 resigsters are used to set the data of commands for reading data. Writing the command code to WR0 register, the data corresponding to the command will be set from the internal circuits to RR2, 3 registers. When the data is a 2 -byte length, low-byte data will be set to RR2 register and high-byte data will be set to RR3 register. When the data is a 1 -byte length, data will be set to RR2 register and 0 will be set to RR3 register.


### 4.7. RR4,5,6,7 Register ----- Display of Real-time Input/Latch Input/Output/Input Transition

RR4, 5, 6 and 7 registers are used to display input values of ports, PA, PB, PC and PD respectively. Each register corresponds to RR4:PA[7:0], RR5:PB[7:0], RR6:PC[7:0] and RR7:PD[7:0].

| RR4 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Port PA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |  |
| RR5 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Port PB |
|  | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |  |
| RR6 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Port PC |
|  | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |  |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Port PD |
| RR7 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |  |

RR4, 5, 6 and 7 registers also display not only real-time input (current input value) but latch input, input transition and current output value. This displayed information can be switched by E5 to E9h commands.

| Displayed Information | Contents | Command for <br> Selecting Display | Bit (1, 0) Description |
| :--- | :--- | :---: | :--- |
| Real-time Input | Displays input value which passed an <br> integral filter. | E6 | Depends on input logic <br> setting. |
| Latch Input | Displays latched input value which passed <br> an integral filter. Note1 | E7 | Depends on input logic <br> setting. |
| Output | Displays the status of the output signal <br> currently set. | E8 | $0:$ Low level <br> 1:Hi level |
| Input Transition | Displays input transition. Note2 <br> Information of input transition will be cleared <br> once it is read out. | 0: No transition <br> 1:Transition occured |  |
| Real-time Input + | Displays real-time input when the signal is <br> Set to input mode and displays output value <br> Ohen the signal is set to output mode. | E5 | See above. |

[Note1] Latch is performed by any of the three, external signal (INSTB), command (EAh) or the timer.
[Note2] It is necessary to enable input transition trapping and set the direction of transition in advance.
The user does not need to write commands for selecting display every reading of the input value. Once the commands for selecting display are written, they are valid until next commands for selecting display are written.

The user can confirm the current displayed information of each RR4, 5, 6 and 7 registers. Writing commands for reading data (D9h) of read register display status, the user can read the current selection from RR2 register. For more details, see chapter 5.2.2.

## 5. Commands

Commands for PIX132 are classified into three groups: commands for data writing, commands for reading data and other commands.
Commands for data writing can be performed by writing the command code to WR0 after writing the data in WR2 and WR3. WR2 is for low-byte data and WR3 is for high-byte data. If the data is a 1-byte length, the user only writes in WR2 and no need to write 0 in WR3.
Commands for reading data can be performed by writing the command code to WR0, which sets reading data to RR2, 3. If the data is a 1-byte length, the data will be set to RR2 register and RR3 (high-byte) will be 0 .
Other commands can be performed by writing the command code to WR0.

| Group | Code | Command | Writing Data Length (Byte) | Reading Data Length (Byte) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data <br> Writing | C0 | Input/output designation and logical setting | 2 |  | 26 |
|  | C1 | Input filter designation | 2 |  | 26 |
|  | C2 | Filter time constant setting | 2 |  | 27 |
|  | C3 | Timer value setting | 2 |  | 28 |
|  | C4 | PAB Input transition enabling setting | 2 |  | 29 |
|  | C5 | PCD Input transition enabling setting | 2 |  | 29 |
|  | C6 | PAB Input transition direction setting | 2 |  | 29 |
|  | C7 | PCD Input transition direction setting | 2 |  | 30 |
|  | C8 | Action mode/interrupt setting | 2 |  | 30 |
| Reading Data | D0 | Input/output designation and logical setting reading |  | 2 | 33 |
|  | D1 | Input filter designation reading |  | 2 |  |
|  | D2 | Setting filter time constant reading |  | 2 |  |
|  | D3 | Setting timer value reading |  | 2 |  |
|  | D4 | PAB Input transition enabling reading |  | 2 |  |
|  | D5 | PCD Input transition enabling reading |  | 2 |  |
|  | D6 | PAB Input transition direction reading |  | 2 |  |
|  | D7 | PCD Input transition direction reading |  | 2 |  |
|  | D8 | Action mode/interrupt setting reading |  | 2 |  |
|  | D9 | Read register display status reading |  | 1 | 33 |
|  | DA | Activated timer value reading |  | 2 | 34 |
|  |  |  |  |  |  |
| Others | E0 | Timer single activation |  |  | 35 |
|  | E1 | Timer continuous activation |  |  | 35 |
|  | E2 | Timer stop |  |  | 35 |
|  | E3 | Timer cycle stop |  |  | 35 |
|  | E4 | Input transition information clear |  |  | 35 |
|  | E5 | Read register display selecting 1 (Real-time input + output) |  |  | 36 |
|  | E6 | Read register display selecting 2 (Real-time input) |  |  | 36 |
|  | E7 | Read register display selecting 3 (Latch input) |  |  | 36 |
|  | E8 | Read register display selecting 4 (Output) |  |  | 36 |
|  | E9 | Read register display selecting 5 (Input transition) |  |  | 37 |
|  | EA | Simultaneous input latch |  |  | 37 |
|  | EB | Simultaneous output set |  |  | 37 |
|  |  |  |  |  |  |

## Notes for the timing of writing commands

This IC needs a time more than 2 CLK cycles to proceed with the command. After writing the command in the IC, be sure to access for the next one after taking a time interval of more than 2 CLK cycles (When CLK $=16 \mathrm{MHz}$, it will be 125 nsec ).


Fig.5.1 PIX132 Access Timing

### 5.1. Commands for Data Writing

Commands for data writing can be executed by writing the command code to WR0 after writing the data to WR2, WR3. WR2 is for low-byte data and WR3 is for high-byte data. If the data is a 1-byte length, the user only writes the data to WR2 and no need to write 0 to WR3. This IC can read out all the data by commands for reading data which is set in the IC by commands for data writing.

### 5.1.1. Input/Output Designation and Logical Setting

| Code | Command | Function |
| :---: | :--- | :--- |
| C0 | Input/Output Designation <br> and Logical Setting | Input/output signals can be configured as input/output with each <br> 4-bit port. <br> Logical level for input signals can be set for 4-bit ports <br> respectively. |

Each port can be configured as input or output by setting D0~D7 bits of WR2 register, **H indicates upper 4-bit ports and **L indicates lower 4-bit ports, and it is defined by 0 : input and 1 : output. For instance, when D0 is set to 0 , ports PA3, PA2, PA1 and PA0 will be configured as input and when D1 is set to 1 , ports PA7, PA6, PA5 and PA4 will be configured as output. Also concerning D2 to D7 bits, Port PB to PD can be configured as input/output by each 4-bit port.

Logical level of each input signal can be configured for 4-bit ports respectively. ${ }^{* *} \mathrm{H}$ indicates upper 4-bit ports and $* * \mathrm{~L}$ indicates lower 4-bit ports, and it is defined by 0 : High of input signal to input value 1 and 1 : Low of input signal to input value 1. It does not matter whether 0 or 1 is for the signals which are designated output. This selection of logical level does not function for output.


WR3


0 : Hi to Input Value 1
1: Low to Input Value 1

At resetting, all the ports will be input mode and Hi level of input signals will be input value 1.

### 5.1.2. Input Filter Designation

| Code | Command | Function |
| :---: | :---: | :--- |
| C1 | Input Filter Designation | Specifies the time constant of the integral filter for input signals |


|  |  | to each 4-bit input port. |
| :--- | :--- | :--- |

Regarding all the input signals, the user can specify the filter time constant from three types for 4-bit ports respectively by WR2, 3 registers.

| WR2 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  | $\downarrow$ ل $\downarrow$ L |  |  |  |  |  |  |  |
|  | PBH Designation |  | PBL Designation |  | PAH <br> Designation |  | PAL Designation |  |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| WR3 |  |  |  |  |  |  |  |  |
|  | PDHDesignation $\underbrace{\text { Pesignation }}_{\text {PDL }}$PCH <br> Designation$L_{$ PCL  <br>  Designation $}^{L}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  | Designation Value (Upper/Lower Bits) |  |  | Filter Behavior |  |  |  |  |
|  | 0,0 |  |  | Without filter |  |  |  |  |
|  | 0,1 |  |  | Set the filter time constant 1. |  |  |  |  |
|  | 1,0 |  |  | Set the filter time constant 2. |  |  |  |  |
|  | 1,1 |  |  | Set the filter time constant 3. |  |  |  |  |

- ** H indicates upper 4-bit ports and ${ }^{* *}$ L indicates lower 4-bit ports.
- Set 00 to the signal configured as output because its filter function does not work.
- At resetting, all the input ports will be without filter.
[Notes on switching designation] While the filter is disabled, filter calculation of the IC stops so that input values before disabling will be read out for a maximum of the filter delay time when the filter is switched from disabling to enabling.


### 5.1.3. Filter Time Constant Setting

| Code | Command | Function |
| :---: | :---: | :---: |
| C2 | Filter Time Constant <br> Setting | Sets the value for filter time constant 1, 2 and 3. |

PIX132 has three types of filter time constants. Each filter time constant can select a setting value from 16 values. Write the setting value shown in the below list to specified 4 -bit of the time constant of WR2, 3 registers respectively.

## WR2



WR3

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  |  |  |  |
| Time Constant 3 Setting |  |  |  |  |  |  |  |


| Setting Value <br> $(\mathrm{HEX})$ | Signal Delay <br> Time ( $\mu \mathrm{sec})$ | Removable <br> Noise Width <br> $(\mu \mathrm{sec})$ | Setting Value <br> $(\mathrm{HEX})$ | Signal Delay <br> Time (msec) | Removable <br> Noise Width <br> $(\mathrm{msec})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1.00 | 0.875 | 8 | 0.256 | 0.224 |
| 1 | 2.00 | 1.75 | 9 | 0.512 | 0.448 |
| 2 | 4.00 | 3.50 | A | 1.02 | 0.896 |
| 3 | 8.00 | 7.00 | B | 2.05 | 1.79 |
| 4 | 16.0 | 14.0 | C | 4.10 | 3.58 |
| 5 | 32.0 | 28.0 | D | 8.19 | 7.17 |
| 6 | 64.0 | 56.0 | E | 16.4 | 14.3 |
| 7 | 128 | 112 | F | 32.8 | 28.7 |

Signal delay time shows the standard value. It fluctuates within a range from standard value $\times 0.875 \sim$ standard value +80 nsec .

Removable noise width indicates the maximum time length of the noise which this filter can remove. If the user raises the setting value, the maximum width of removable noise becomes larger but signal delay time also bocomes larger, so the proper value should be set as the setting value.


However, if the noise ratio (the time ratio that the noise appears on a signal.) is larger than $1 / 2$, the filter is unable to remove it.

- The recommendation of the setting value

Although it depends on the actual circuit configuration or circumstances, the following setting values are recommended.

| The noise to be removed or the signal noise to be removed | setting value |
| :--- | :---: |
| Cross-talk in the logic circuit or other induction noise. | $0 \sim 2$ |
| The signal from the line receiver. | $0 \sim 2$ |
| The signal from high-speed photo coupler (TLP115A, etc.). | $0 \sim 3$ |
| The signal from low-speed photo coupler (TLP281, etc.). | $7 \sim 9$ |

At CLK=16MHz

- At resetting, $0(1 \mu \mathrm{sec})$ is set to the time constant 1,2 and 3 .


### 5.1.4. Timer Value Setting

| Code | Command | Function |
| :---: | :---: | :--- |
| C3 | Timer Value Setting | Sets the timer value within the range from 1 $\sim 32,767$ in units of <br> $\mu$ sec or msec. |

The timer of this IC is used for interrupt generation, simultaneous input latch and simultaneous output set.
Set the timer value within 1 to 32,767 to WR2, 3 registers. When the D7 bit of WR3 register is set to 0,1 bit will be in a unit of $\mu \mathrm{sec}$ and when it is set to 1,1 bit will be in a unit of msec.


WR3


- The timer value is $1 \mathrm{bit}=1 \mu \mathrm{sec}$ or $1 \mathrm{bit}=1 \mathrm{msec}$ at $\mathrm{CLK}=16 \mathrm{MHz}$.
- Start/stop of the timer can be performed by E0h~E3h commands and reading of the timer value can be performed by DAh command during activation of the timer. Please refer to each command.
- At resetting, the timer value is 0 .


### 5.1.5. PAB Input Transition Enabling Setting

| Code | Command | Function |
| :---: | :---: | :--- |
| C4 | PAB Input Transition | Enables the input transition trapping for each input of ports PA, |
|  | Enabling Setting | PB. |

Set enable/disable of the input of PA[7:0] to WR2 register and the input of $\mathrm{PB}[7: 0]$ to WR3 register. When 0 is set, it is disabled and when 1 is set, it is enabled. Only the enabled input can trap the transition.

Each input can be specified as to which transition of the input value to be trapped from 0 to 1 or 1 to 0 by PAB Input Transition Direction Setting Command (C6h).

|  | D7 |  | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W2 |  |  |  |  |  |  |  |  |
|  | WR2 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 |
|  | PA0 |  |  |  |  |  |  |  |

0 : Disable 1: Enable

### 5.1.6. PCD Input Transition Enabling Setting

| Code | Command | Function |
| :---: | :---: | :--- |
| C5 | PCD Input Transition | Enables the input transition trapping for each input of ports PC, |
|  | Enabling Setting | PD. |

Set enable/disable of the input of $\mathrm{PA}[7: 0]$ to WR2 register and the input of $\mathrm{PB}[7: 0]$ to WR3 register. When 0 is set, it is disabled and when 1 is set, it is enabled. Only the enabled input can trap the transition.

Each input can be specified as to which transition of the input value is to be trapped from 0 to 1 or 1 to 0 by PCD Input Transition Direction Setting Command (C7h).

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR2 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |

0 : Disable 1: Enable

### 5.1.7. $\quad \mathrm{PAB}$ Input Transition Direction Setting

| Code | Command | Function |
| :---: | :---: | :--- |
| C6 | PAB Input Transition <br> Direction Setting | Specifies which transition of the input value is to be trapped <br> from 0 to 1 or 1 to 0 for each input of ports PA, PB. |

Set the transition direction of the input of $\mathrm{PA}[7: 0]$ to WR2 register and the input of $\mathrm{PB}[7: 0]$ to WR3 register. When 0 is set, it traps the transition from 0 to 1 and when 1 is set, it traps the transition from 1 to 0 .

|  | D7 |  | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR2 |  |  |  |  |  |  |  |  |
|  | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |

0 : Transition of the input value from 0 to 1
1: Transition of the input value from 1 to 0
WR3

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |

[Note] If the direction of the transition is changed by this command after setting Input Transition Enabling Setting, input transition may be 1 due to the change. Clear the transition information by E4h command after writing this command.

### 5.1.8. PCD Input Transition Direction Setting

| Code | Command | Function |
| :---: | :---: | :--- |
| C7 | PCD Input Transition <br> Direction Setting | Specifies which transition of the input value is to be trapped <br> from 0 to 1 or 1 to 0 for each input of ports PC, PD. |

Set the transition direction of the input of $\mathrm{PC}[7: 0]$ to WR2 register and the input of $\mathrm{PD}[7: 0]$ to WR3 register. When 0 is set, it traps the transition from 0 to 1 and when 1 is set, it traps the transition from 1 to 0 .

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 : Transition of the input value from 0 to 1 <br> 1: Transition of the input value from 1 to 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR2 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |  |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| WR3 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |  |

[Note] If the direction of the transition is changed by this command after setting Input Transition Enabling Setting, input transition may be 1 due to the change. Clear the transition information by E4h command after writing this command.

### 5.1.9. Action Mode / Interrupt Setting

| Code | Command | Function |
| :---: | :---: | :--- |
| C8 | Action Mode / Interrupt <br> Setting | Sets simultaneous input latch, simultaneous output set, the <br> direction of strobe signal and interrupt generation. |

The user can enable/disable each action mode by WR2 register and each interrupt by WR3 register.


## WR2/D0 SMO1 Simultaneous Output 1 (Strobe, Command)

When this simultaneous output 1 bit is enabled, the output signal does not change even though the output value is written in WR4, 5, 6 and 7 registers. The value written in WR4, 5, 6 and 7 registers will be reflected in the output signal by writing the simultaneous output set command or at the timing of the transition (the rising or falling edge) of the OTSTB signal. When 1 is set, it will be enabled.

WR2/D1 SMO2 Simultaneous Output 2 (Timer)
When this bit is enabled, the output signal does not change even though the output value is written in WR4, 5, 6 and 7 registers. The value written in WR4, 5,6 and 7 registers will be reflected in the output signal when the timer count reaches the timer value set by the timer after starting. When 1 is set, it will be enabled.

## WR2/D2 SMI1 Simultaneous Input Latch 1 (Strobe, Command)

When this bit is enabled, all the inputs are taken to the IC by simultaneous input latch command or at the timing of the transition (the rising or falling edge) of the INSTB signal. The values taken in are kept until next input latch command or next transition of the INSTB signal. When 1 is set, it will be enabled.

## WR2/D3 SMI2 Simultaneous Input Latch 2 (Timer)

When this bit is enabled, all the inputs are taken to the IC when timer count reaches the timer value set by the timer after starting. Those values are kept until next input latch. When 1 is set, it will be enabled.

## WR2/D4 OTSD Direction of OTSTB Signal

Selects for use either the rising or falling edge of the OTSTB signal. When 0 is set, it will be the rising edge and when 1 is set, it will be the falling edge.

## WR2/D5 INSD Direction of INSTB Signal

Selects for use either the rising or falling edge of the INSTB signal. When 0 is set, it will be the rising edge and when 1 is set, it will be the falling edge.

## WR3/D0 TIM Timer Interrupt Enabling

When 1 is set, Timer Interrupt is enabled. Start the timer, and then when the timer is time-out, interrupt output signal (INTN) will be low and D0 bit of RR1 register will be 1 . Reading RR1 register, interrupt output signal will be released (returns to Hi-Z) and the RR1 register will be cleared. When the timer is activated continuously, an interruption occurs every time-out so that the user needs to read the RR1 register each time.

## WR3/D1 INS Interrupt Enabling at the Transition of INSTB Input Signal

When 1 is set, Interrupt Enabling at the Transition of INSTB Input Signal is enabled. The direction (the rising or falling edge) of the transition of the INSTB signal can be selected by WR2/D5 for this command. When the INSTB input signal changes, interrupt output signal (INTN) will be low and D1 bit of RR1 register will be 1. Reading RR1 register, interrupt output signal will be released (returns to Hi-Z) and RR1 register will be cleared.
[Note] Make sure that WR2/D2 (SMI1) bit is set to 1 , or this interrupt will not be enabled.
WR3/D2 OTS Interrupt Enabling at the Transition of OTSTB Input Signal
When 1 is set, Interrupt Enabling at the Transition of OTSTB Input Signal is enabled. The direction (the rising or falling edge) of the transition of the OTSTB signal can be selected by WR2/D4 for this command. When the OTSTB input signal changes, interrupt output signal (INTN) will be low and D2 bit of RR1 register will be 1. Reading RR1 register, interrupt output signal will be released (returns to Hi-Z) and RR1 register will be cleared.
[Note] Make sure that WR2/D0 (SMO1) bit is set to 1, or this interrupt will not be enabled.

## WR3/D3 TRN Input Transition Interrupt Enabling

When 1 is set, interrupt occurs at the transition of any of the input signals which are enabled by C4, C5h commands (PAB, PCD Input Transition Enabling Setting). When the enabled signal changes (the transition direction is set by C6h, C7h commands.), interrupt output signal (INTN) will be low. Writing E9h command (Read Register Display Selecting 5) in advance, the input transition will be displayed in RR4, 5, 6 and 7 registers. Reading the register which with the input transition, interrupt will be released and transition information will be cleared.
[Note] Make sure that WR2/D6, 7 and WR3/D7~4 bits are set to 0 .

Summary of the Interrupt Generation and Release

| Interrupt Request Factor | Enabling Setting | Verification of Occurrence | Release of the Interrupt |
| :---: | :---: | :---: | :---: |
| Timer | C8h Command WR3/D0 = 1 | RR1/D0 (1 indicates occurrence) | Released automatically by reading RR1 register. |
| Transition of INSTB Input Signal at the Simultaneous Input Latch | C8h Command <br> WR2/D2 =1 and <br> WR3/D1 =1 | RR1/D1 (1 indicates occurrence) | same as above. |
| Transition of OTSTB Input Signal at the Simultaneous Output Set | C8h Command WR2/D0 $=1$ and WR3/D2 =1 | RR1/D2 (1 indicates occurrence) | same as above. |
| Input Transition | C8h Command WR3/D3 =1 | RR4,5,6,7 (1 indicates occurrence) <br> Note1 | Released automatically by reading RR4~7 registers which have the input transition occurrence. |

[Note1] It is necessary to write E9h command (Read Register Display Selecting 5) in advance.

### 5.2. Commands for Reading Data

Commands for reading data can be performed by writing the command code to WR0, which sets reading data to RR2, 3. If the data is a 1-byte length, the data will be set to RR2 register and RR3 (high byte) will be 0 . It can read out all the data by commands for reading data set in the IC by commands for data writing.

### 5.2.1. Reading Setting Data

Commands for reading of D0~D8 is in order to read the data already set by commands for writing of C0~C8 to RR2, RR3 resigsters. The data displayed in RR2, 3 registers after executing commands for reading is the same as the value which is written in WR2, 3 by commands for writing; please refer to corresponding commands for data writing.

| Code | Commands for Reading | Function | Corresponding Commands for Writing |
| :---: | :---: | :---: | :---: |
| D0 | Input/output designation and logical setting reading | Displays the current input/output designation and input logic setting in RR2, 3 registers. | C0 |
| D1 | Input filter designation reading | Displays the current input filter designation in RR2, 3 registers. | C1 |
| D2 | Setting filter time constant reading | Displays the current value of filter time constant 1, 2 and 3 in RR2, 3 registers. | C2 |
| D3 | Setting timer value reading | Displays the current value of the timer in RR2, 3 registers. | C3 |
| D4 | PAB Input transition enabling reading | Displays the current setting value of PA, PB input transition enabling in RR2, 3 registers. | C4 |
| D5 | PCD Input transition enabling reading | Displays the current setting value of PC, PD input transition enabling in RR2, 3 registers. | C5 |
| D6 | PAB Input transition direction reading | Displays the current setting value of PA, PB input transition direction in RR2, 3 registers. | C6 |
| D7 | PCD Input transition direction reading | Displays the current setting value of PC, PD input transition direction in RR2, 3 registers. | C7 |
| D8 | Action mode/interrupt setting reading | Displays the current value of action mode/interrupt setting in RR2, 3 registers. | C8 |

### 5.2.2. Read Register Display Status Reading

| Code | Command | Function |
| :---: | :---: | :--- |
| D9 | Read Register Display Status <br> Reading | Displays the current status of RR4, 5, 6 and 7 registers <br> in RR2 register. |

Displayed contents of RR4, 5, 6 and 7 registers differ depending on writing the command E5~E9h. This D9h command is to confirm which information is displayed in the current RR4, 5, 6 and 7 registers. Executing this command, the user can find the current display status by bit D2~D0 of RR2 register.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |  |  |  |

[^0]| Value of D2, 1, 0 | The current display status of RR4, 5, 6, 7 |
| :---: | :--- |
| 000 | Real-time input + output |
| 001 | Real-time input |
| 010 | Latch input |
| 011 | Output |
| 100 | Input transition |

### 5.2.3. Activated Timer Value Reading

| Code | Command | Function |
| :---: | :---: | :---: |
| DA | Activated Timer Value <br> Reading | Reads the value of currently activated timer. |

Writing this command to WR0 register, the value of currently activated timer is set to RR2, 3 registers. RR2 is for low-byte data and RR3 is for high-byte data. A unit of time is displayed in bit D7 of RR3 (at CLK $=16 \mathrm{MHz}$ ).


While the timer stops, 0 is displayed.

### 5.3. Other Commands

Other commands are executed by writing the command code to WR0.

### 5.3.1. Timer Single Activation

| Code | Command | Function |
| :---: | :---: | :---: |
| E0 | Timer Single Activation | Activates the timer with single activation. |

Writing this command, the timer starts to count up from 0 . When the counter reaches the timer setting value (the value set by C3h command), the timer stops (time-out). Activated timer value can be read out.

If the timer interrupt is enabled, an interrupt occurs at the termination of the timer. In addition, simultaneous input latch or simultaneous output set can be performed by the time-out of the timer. To perform these operations, they should be enabled by action mode/interrupt setting command before writing this command.

### 5.3.2. Timer Continuous Activation

| Code | Command | Function |
| :---: | :---: | :---: |
| E1 | Timer Continuous <br> Activation | Activates the timer with continuous activation. |

Writing this command, the timer starts to count up from 0 . When the counter reaches the timer setting value, timer stops and the counter value returns to 0 , then counts up continuously. To stop this operation, write timer stop command (E2h) or timer cycle stop command (E3h).

For timer interrupt at the count-out, simultaneous input latch or simultaneous output set can be performed as well as timer single activation.

### 5.3.3. Timer Stop

| Code | Command |  | Function |
| :---: | :---: | :--- | :--- |
| E2 | Timer Stop | Stops the timer. |  |

Writing this command, the activated timer stops counting up. Once the timer is stopped by this command and then activated again, the timer will start to count up from 0 .

### 5.3.4. Timer Cycle Stop

| Code | Command | Function |
| :---: | :---: | :---: |
| E3 | Timer Cycle Stop | Stops the timer at the termination of the cycle. |

This command is used to stop the timer at the count-out when the timer reaches the timer setting value when the timer is activated by the timer continuous activation command. There is no need to write this command for timer single activation.

### 5.3.5. Input Transition Information Clear

| Code | Command | Function |
| :---: | :---: | :--- |
| E4 | Input Transition <br> Information Clear | Clears all the input transition information when RR4, 5, 6 and 7 <br> registers indicate the display of "input transition". |

The user can get input transition information by reading RR4, 5, 6 and 7 registers when these registers display "input transition". After reading each register, transition information will be cleared by the register (= by the port).

This command clears the transition information of all the ports.
This command is enabled when RR4, 5, 6 and 7 registers indicate a display "input transition", so when indicating other states, this command does not clear anything.

### 5.3.6. Read Register Display Selecting 1 ---- Real-time Input + Output

| Code | Command | Function |
| :---: | :---: | :--- |
| E5 | Read Register Display <br> Selecting 1 | Makes RR4, 5, 6 and 7 registers display "real-time input + <br> output". |

Five kinds of information can be displayed in RR4, 5, 6 and 7 registers by switching them. When writing this command, "real-time input + output" is displayed. The user does not need to write this command for every reading of RR4, 5, 6 and 7 registers. This display selection is enabled until next E5~E9h command is written. For more details on RR4, 5, 6 and 7 registers, see chapter 4.7.

### 5.3.7. Read Register Display Selecting 2 ---- Real-time Input

| Code | Command | Function |
| :---: | :---: | :---: |
| E6 | Read Register Display <br> Selecting 2 | Makes RR4, 5, 6 and 7 registers display "real-time input". |

Five kinds of information can be displayed in RR4, 5, 6 and 7 registers by switching them. When writing this command, "real-time input" is displayed. The user does not need to write this command for every reading of RR4, 5, 6 and 7 registers. This display selection is enabled until next E5~E9h command is written. For more details on RR4, 5, 6 and 7 registers, see chapter 4.7.

### 5.3.8. Read Register Display Selecting 3 ---- Latch Input

| Code | Command | Function |
| :---: | :---: | :---: |
| E7 | Read Register Display <br> Selecting 3 | Makes RR4, 5, 6 and 7 registers display "latch input". |

Five kinds of information can be displayed in RR4, 5, 6 and 7 registers by switching them. When writing this command, "latch input" is displayed. The user does not need to write this command for every reading of RR4, 5, 6 and 7 registers. This display selection is enabled until next E5~E9h command is written. For more details on RR4, 5, 6 and 7 registers, see chapter 4.7.

### 5.3.9. Read Register Display Selecting 4 ---- Output

| Code | Command | Function |
| :---: | :---: | :---: |
| E8 | Read Register Display <br> Selecting 4 | Makes RR4, 5, 6 and 7 registers display "output". |

Five kinds of information can be displayed in RR4, 5, 6 and 7 registers by switching them. When writing this command, "output" is displayed. The user does not need to write this command for every reading of RR4, 5, 6 and 7 registers. This display selection is enabled until next E5~E9h command is written. For more details on RR4, 5, 6 and 7 registers, see chapter 4.7.

### 5.3.10. Read Register Display Selecting 5 ---- Input Transition

| Code | Command | Function |
| :---: | :---: | :---: |
| E9 | Read Register Display <br> Selecting 5 | Makes RR4, 5, 6 and 7 registers display "input transition". |

Five kinds of information can be displayed in RR4, 5, 6 and 7 registers by switching them. When writing this command, "input transition" is displayed. The user does not need to write this command for every reading of RR4, 5, 6 and 7 registers. This display selection is enabled until next E5~E9h command is written. For more details on RR4, 5, 6 and 7 registers, see chapter 4.7.

### 5.3.11. Simultaneous Input Latch

| Code | Command | Function |
| :---: | :---: | :--- |
| EA | Simultaneous Input Latch | Latches all the inputs which are specified to input mode <br> simultaneously. |

When writing this command, the values passed through the filter and set the logical level can be simultaneously latched for all the inputs. The D2 bit of WR2 (simultaneous input latch 1) must be set to 1 (enable) by action mode/interrupt setting command (C8h) in advance.
Latched input values can be read out from these registers if RR4, 5, 6 and 7 registers are switched to the display of input latch by Read Register Display Selecting 3 Command (E7h).

### 5.3.12. Simultaneous Output Set

| Code | Command | Function |
| :---: | :---: | :--- |
| EB | Simultaneous Output Set | Outputs the data written in WR4, 5, 6 and 7 registers as output <br> signal simultaneously. |

When writing this command, the output data written in WR4, 5, 6 and 7 registers can be simultaneously set as output signal of each port. The D0 bit of WR2 (simultaneous output 1) must be set to 1 (enable) by action mode/interrupt setting command (C8h) in advance.

## 6. Independent Mode

PIX132 can be operated in independent mode when IMODEN input signal is set to low.
In independent mode, as shown in Fig.1.10, ports PA, PB are fixed input mode and these input signals are output to ports PC, PD respectively through the integral filter. There are 3 types of time constants for the integral filter: low-byte signal of port PA, high-byte signal of port PA and port PB , and these ports are each configurable for a different time constant. To set the time constant, 4-bit input signals are prepared respectively. The delay time can be set within the range from $1 \mu \sec \sim 32 \mathrm{msec}$ (at $\mathrm{CLK}=16 \mathrm{MHz}$ ) in 16 levels.

[Note] In case rotary SW is connected as shown in Fig.1.10, setting signal of the time constant must be pulled up with high resistance.

Fig.1.10 Independent Mode Operation

## Time Constant Setting

Filter time constant of low-byte for port PA (PA[3:0]) can be configured by 4-bit input signals, PALF[3:0], and high-byte for port PA (PA[7:4]) can be configured by 4-bit input signals, PAHF[3:0], and also port PB (PB[7:0]) can be configured by 4-bit input signal, PBF[3:0]. Each filter time constant can be set by specifying Hi/Low level of setting input signals as shown below:

| Level of setting input signal |  |  |  | Signal Delay Time(at CLK=16MHz) | Level of setting input signal |  |  |  | Signal Delay Time(at CLK=16MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PALF3 | PALF2 | PALF1 | PALF0 |  | PALF3 | PALF2 | PALF1 | PALF0 |  |
| PAHF3 | PAHF2 | PAHF1 | PAHF0 |  | PAHF3 | PAHF2 | PAHF1 | PAHFO |  |
| PBF3 | PBF2 | PBF1 | PBF0 |  | PBF3 | PBF2 | PBF1 | PBF0 |  |
| Low | Low | Low | Low | $1 \mu \mathrm{sec}$ | Hi | Low | Low | Low | 0.256 msec |
| Low | Low | Low | Hi | $2 \mu \mathrm{sec}$ | Hi | Low | Low | Hi | 0.512 msec |
| Low | Low | Hi | Low | $4 \mu \mathrm{sec}$ | Hi | Low | Hi | Low | 1.02 msec |
| Low | Low | Hi | Hi | $8 \mu \mathrm{sec}$ | Hi | Low | Hi | Hi | 2.05 msec |
| Low | Hi | Low | Low | $16 \mu \mathrm{sec}$ | Hi | Hi | Low | Low | 4.10 msec |
| Low | Hi | Low | Hi | $32 \mu \mathrm{sec}$ | Hi | Hi | Low | Hi | 8.19 msec |
| Low | Hi | Hi | Low | $64 \mu \mathrm{sec}$ | Hi | Hi | Hi | Low | 16.4 msec |
| Low | Hi | Hi | Hi | $128 \mu \mathrm{sec}$ | Hi | Hi | Hi | Hi | 32.8 msec |

Signal delay time shows the standard value. It fluctuates within a range from standard value $\times 0.875 \sim$ standard value +80 nsec .

## Filter Enable/Disable

PAFE, PBFE input signals select whether the filter is enabled or disabled. Signals of port PA (PA[7:0]) are output to port PC ( $\mathrm{PC}[7: 0]$ ) through the integral filter if PAFE input signal is set to Hi level and are output to port PC without the filter if it is set to Low level. PBFE input signal selects the signal for port PB as well. If PBFE input signal is set to Hi level, signals of port PB $(\mathrm{PB}[7: 0])$ are output to port $\mathrm{PD}(\mathrm{PD}[7: 0])$ through the integral filter.
[Notes on switching Disable/Enable] When the filter is disabled, filter calculation stops in the IC so that the level before disabling will be output for a maximum of the filter delay time when the filter is switched from disabling to enabling.

## Output Enabling

OEN signal is the input signal which enables output ports $\mathrm{PC}, \mathrm{PD}$. When OEN signal is set to Low, PC, PD output signals are enabled and when set to Hi level, PC, PD outputs become high impedance.

## Output Holding

PC, PD port outputs can be kept at holding status. When HLDN input signal is set to low level, PC, PD port outputs will be held, and if it returned to $\mathrm{Hi}, \mathrm{PC}, \mathrm{PD}$ outputs will be free-running status and then $\mathrm{PA}, \mathrm{PB}$ signals, which passed the filter, will be output.

## [Notes on Independent Mode]

(1) Make sure that IMODEN, INTN/TEST input signals are low (short-circuited to GND).
(2) CLK signal must be input, or the filter does not work. The filter time constant differs when CLK frequency is other than 16 MHz .
(3) The function of RESETN signal in independent mode: When RESETN signal is low level, PC, PD port outputs become low level regardless of PA, PB port input signals. After that, if RESETN signal returns to Hi level, input signal levels of ports PA, PB will be output to ports PC, PD after a delay time of the setting time constant.
(4) Please note that pins for PBF3~0 are not in sequence when the user designs the pattern for the printed-circuit board.

## 7. Examples

### 7.1. Connection Example for the CPU

Showing a connection example of PIX132 to H8/3052 from Renesas.


### 7.2. Example Program

## Example of Setting 1 Example for setting of input 24-bit/ output 8-bit

Port A (8-bit) input, integral filter disabled, positive logic
Port B (8-bit) input, integral filter enabled (delay time $128 \mu \mathrm{sec}$ ), negative logic
Port C (8-bit) input, integral filter enabled (upper 4-bit: delay time $1 \mu \mathrm{sec}$, lower 4-bit: delay time $4 \mu$ sec), negative logic Port D (8-bit) output

| Initial Setting | Input/output setting | WR2 $\leftarrow \mathrm{COh}$ | ; PA,PB,PC : Input, PD : Output |
| :---: | :---: | :---: | :---: |
|  | and logical setting of | WR3 $\leftarrow$ 3Ch | ; PA : Positive logic, PB, PC : Negative logic |
|  | input signals | WRO $\leftarrow$ COh | ; |
|  | Filter time constant setting | WR2 $\leftarrow 20 \mathrm{~h}$ | ; Time constant 1 : Delay $1 \mu$, Time constant 2 : |
|  |  | WR3 $\leftarrow 07 \mathrm{~h}$ | ; Delay $4 \mu$ |
|  |  | $\mathrm{WRO} \leftarrow \mathrm{C} 2 \mathrm{~h}$ | ; Time constant 3 : Delay $128 \mu \mathrm{sec}$ |
|  |  |  | ; |
|  | Input filter setting | WR2 $\leftarrow$ F0h | ; PA : Disabled, PB: Time constant 3 |
|  |  | WR3 $\leftarrow 06 \mathrm{~h}$ | ; PC High : Time constant 1, Low : Time constant |
|  |  | $\mathrm{WRO} \leftarrow \mathrm{C} 1 \mathrm{~h}$ | ; 2 |
|  |  |  | ; ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ |
|  | RR4,5,6 Display | $\mathrm{WRO} \leftarrow \mathrm{E} 5 \mathrm{~h}$ | ; Real-time input + Output Selecting |
|  | Switching |  |  |
| Reading of Input |  | RR4 $\rightarrow$ PA input value | ; 0:Low, 1:Hi level |
| Value |  | RR5 $\rightarrow$ PB input value | ; 0:Hi, 1:Low level |
|  |  | $\mathrm{RR} 6 \rightarrow \mathrm{PC}$ input value | ; 0:Hi, 1:Low level |


| Output Value Setting |  | WR7 $\leftarrow$ PD output value | ; 0:Low, 1:Hi level |
| :---: | :---: | :---: | :---: |
| Bit Control Output | Bit Control Output: 0 <br> Bit Control Output: 1 | $\begin{aligned} & \text { WR0 } \leftarrow 1 \mathrm{Ah} \\ & \mathrm{WR} 1 \leftarrow 1 \mathrm{Ah} \end{aligned}$ | ; Set low to PD2 signal. <br> ; Set high to PD2 signal. |
| Reading of Output Value |  | RR7 $\rightarrow$ PD output value | ; Read out the current output setting value. |

When CLK is 16 MHz .

## Example of Setting 2 Example for simultaneous output

With the built-in timer, the user can set 32-bit of output simultaneously every 1 msec . (at CLK=16MHz)
The CPU writes next output data in PIX132 by interrupt.


Example of Setting 3 Example for simultaneous input latch
With the built-in timer, the user can simultaneously latch 32-bit of input and read them every 10 msec .

| Initial Setting | Input/output setting | WR2 $\leftarrow$ 00h | ; PA,PB,PC,PD : All inputs. |
| :---: | :---: | :---: | :---: |
|  | and logical setting of | WR3 $\leftarrow 00 \mathrm{~h}$ | ; Set the logical level for input signal. |
|  | input signals | WRO $\leftarrow$ COh | ; |
|  | Timer value setting | WR2 $\leftarrow$ OAh | ; 10 msec |
|  |  | WR3 $\leftarrow 80 \mathrm{~h}$ | ; |
|  |  | $\mathrm{WRO} \leftarrow \mathrm{C} 3 \mathrm{~h}$ | ; |
|  | Action mode setting | WR2 $\leftarrow 08 \mathrm{~h}$ | ; Enables simultaneous input latch by the |
|  |  | WR3 $\leftarrow 01 \mathrm{~h}$ | ; timer. |
|  |  | WR0 $\leftarrow \mathrm{C} 8 \mathrm{~h}$ | ; Enables interrupt by the timer. |
|  | Read register display | $\mathrm{WRO} \leftarrow \mathrm{E} 7 \mathrm{~h}$ | ; RR4~7 Displays latch input. |


| Timer Continuous <br> Activation | WRO $\leftarrow \mathrm{E} 1 \mathrm{~h}$ |  |
| :--- | :--- | :--- |
|  |  |  |
| Interrupt | RR1 $\rightarrow$ Interrupt factor | ; Interrupt factor reading. INTN signal |
| Transaction | RR4 $\rightarrow$ PA input value | ; released. |
|  | RR5 $\rightarrow$ PB input value | ; Reads out the input value simultaneously |
|  | $R R 6 \rightarrow P C$ input value | ; latched by the timer-out. |
|  | $R R 7 \rightarrow P D$ input value | ; |

## Example of Setting 4 Example for input transition

Monitors 32-bit of all the input transition, and if any of inputs change, then generates an interruption to the CPU.

| Initial Setting | Input/output setting | WR2 $\leftarrow 00 \mathrm{~h}$ | ; PA, PB, PC, PD : All inputs. |
| :---: | :---: | :---: | :---: |
|  | and logical setting of | WR3 $\leftarrow 00 \mathrm{~h}$ | ; Set the logical level for input signal. |
|  | input signals | WRO $\leftarrow \mathrm{COh}$ | ; 0: Low 1: Hi |
|  | PA, PB direction | WR2 $\leftarrow 00 \mathrm{~h}$ | ; $0 \rightarrow 1$ Traps the transition. |
|  | setting | WR3 $\leftarrow$ 00h |  |
|  |  | WR0 $\leftarrow$ C6h |  |
|  | PC, PD direction | WR2 $\leftarrow 00 \mathrm{~h}$ | ; $0 \rightarrow 1$ Traps the transition. |
|  | setting | WR3 $\leftarrow$ 00h |  |
|  |  | WR0 $\leftarrow$ C7h |  |
|  | PA, PB enabling | WR2 $\leftarrow$ FFh | ; |
|  | setting | WR3 $\leftarrow$ FFh |  |
|  |  | $\mathrm{WRO} \leftarrow \mathrm{C} 4 \mathrm{~h}$ |  |
|  | PC,PD enabling | $\mathrm{WR} 2 \leftarrow \mathrm{FFh}$ | ; |
|  | setting | WR3 $\leftarrow$ FFh |  |
|  |  | WR0 $\leftarrow$ C5h |  |
|  | Read register display | WR0 $\leftarrow$ E9h | ; RR4~7 Display the input transition. |
|  | Input transition information clear | $\mathrm{WRO} \leftarrow \mathrm{E} 4 \mathrm{~h}$ | ; Initial Clear |
|  | Interrupt setting | $\mathrm{WR} 2 \leftarrow 00 \mathrm{~h}$ | ; |
|  |  | WR3 $\leftarrow 08 \mathrm{~h}$ | ; Enables input transition interrupt. |
|  |  | WR0 $\leftarrow \mathrm{C} 8 \mathrm{~h}$ |  |


| Interrupt | RR4 $\rightarrow$ PA transition value | ; Altering signal shows 1. Transition |
| :--- | :--- | :--- |
| Transaction | RR5 $\rightarrow \mathrm{PB}$ transition value | ; information is cleared once it is read out. |
|  | RR6 $\rightarrow \mathrm{PC}$ transition value | ; INTN signal is released when all of the |
|  | RR7 $\rightarrow$ PD transition value | ; altering signals are read out. |

7.3. Connection Example for Independent Mode


## [Note]

(1) Make sure that IMODEN and TEST terminals are connected to GND.
(2) Pins for PBF3, 2, 1, 0 are not in sequence.

## 8. Electrical Characteristics

### 8.1. DC Characteristics

- Absolute Maximum Rated

| Item | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power <br> Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $-0.3 \sim+6.5$ | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $-0.3 \sim \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Input Current | $\mathrm{I}_{\mathrm{IN}}$ | $\pm 10$ | mA |
| Storage <br> Temperature | $\mathrm{T}_{\text {STG }}$ | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

■ Recommended Operation Environment

| Item | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power <br> Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $3.0 \sim 5.5$ | V |
| Operating <br> Temperature | Ta | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |

- DC Characteristics 1 (At $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )

| Item | Mark | Condition | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Low level input voltage | $\mathrm{V}_{\text {IL }}$ |  | -0.5 |  | 0.76 | V |  |
| High level input current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| Low level input current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -100 |  |  | $\mu \mathrm{A}$ | Besides input signal A Note1 |
|  |  | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -250 |  | -20 | $\mu \mathrm{A}$ | Input signal A Note1 |
| High level output voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {DD }}-0.2$ |  |  | V |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 3.7 |  |  | V |  |
| Low level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  |  | 0.2 | V |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.44 | V |  |
| Output leakage current | $\mathrm{I}_{\mathrm{oz}}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}$ or 0 V | -100 |  | 100 | $\mu \mathrm{A}$ |  |
| Smith hysteresis voltage | $\mathrm{V}_{\mathrm{H}}$ |  | 0.2 |  |  | V |  |
| Consuming current | $I_{\text {D }}$ | $\mathrm{I}_{\mathrm{IO}}=0 \mathrm{~mA}, \mathrm{CLK}=16 \mathrm{MHz}$ |  | 23 | 30 | mA |  |
|  |  | $\mathrm{I}_{\mathrm{IO}}=0 \mathrm{~mA}, \mathrm{CLK}=33 \mathrm{MHz}$ |  | 53 | 67 | mA |  |

[Note1]: Input signal A (CLK,IMODEN, A2, A1, A0, CSN, WRN,RDN,RESETN,INSTB,OTSTB)

DC Charactieristics 2 (At $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ )

| Item | Mark | Condition | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High level input <br> voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |  |
| Low level input <br> voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 |  | 0.7 | V |  |
| High level input <br> current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{~A}$ |  |
| Low level input <br> current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{~A}$ | Besides input signal A <br> Note1 |
|  | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -160 |  | -10 | $\mu \mathrm{~A}$ | Input signal A Note1 |  |


| Item | Mark | Condition | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| High level output <br> voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{DD}}-0.2$ |  |  | V |  |
|  |  | 2.35 |  |  | V |  |  |
| Low level output <br> voltage | V OL | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  |  | 0.2 | V |  |
|  |  |  |  | 0.44 | V |  |  |
| Output leakage <br> current | $\mathrm{I}_{\mathrm{OZ}}$ | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V | -10 |  | 10 | $\mu \mathrm{~A}$ |  |
| Smith hysteresis <br> voltage | $\mathrm{V}_{\mathrm{H}}$ |  | 0.1 |  |  | V |  |
| Consuming <br> current |  | $\mathrm{I}_{\mathrm{IO}}=0 \mathrm{~mA}, \mathrm{CLK}=16 \mathrm{MHz}$ |  | 12 | 16 | mA |  |
|  | $\mathrm{I}_{\mathrm{IO}}=0 \mathrm{~mA}, \mathrm{CLK}=33 \mathrm{MHz}$ |  | 28 | 35 | mA |  |  |

[Note1]: Input signal A (CLK,IMODEN, A2, A1, A0, CSN, WRN,RDN,RESETN,INSTB,OTSTB)

- Pin Capacity

| Item | Mark | Condition | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacity | $\mathrm{C}_{\mathrm{I}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 6 |  | pF | Input signal A |
| Input/Output <br> capacity | $\mathrm{C}_{\mathrm{⿺}}$ |  | 10 |  | pF | Besides input signal A |  |

### 8.2. AC Characteristics

### 8.2.1. Measuring Condition

Operating Temperature:
Output Load:
Timing Threshold Voltage: nput Transition Time:
$-40 \sim+85^{\circ} \mathrm{C}$
D[7:0]: 85pF, Other outputs: 50pF
All the input/output signals $\mathrm{VDD} \times 0.5$ ( 2.5 V at $\mathrm{VDD}=5 \mathrm{~V}, 1.65 \mathrm{~V}$ at $\mathrm{VDD}=3.3 \mathrm{~V}$.) 1nsec/5V

### 8.2.2. Clock

VDD $=3.0 \sim 5.5 \mathrm{~V}$

| Mark | Item | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| fCLK | CLK Frequency |  | 16 | 33 | MHz |
| tCYC | CLK Cycle | 30 | 62.5 |  | ns |
| tWH | CLK Hi Level <br> Wavelength | 10 |  |  | ns |
| tWL | CLK Low Level <br> Wavelength | 10 |  | ns |  |



### 8.2.3. Reset Signal Width

VDD $=3.0 \sim 5.5 \mathrm{~V}$

| Mark | Item | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tRS | RESETN Pulse <br> Width | 10 |  |  | ns |

### 8.2.4. CPU Read/ Write Cycle


(1) $\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%$

| Mark | Item |  | Min. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| tAR | Address Setup Time | ( to RDN $\downarrow$ ) | 0 |  | ns |
| tCR | CSN Setup Time | ( to RDN $\downarrow$ ) | 0 |  | ns |
| tRD | Output Data Delay Time | (from RDN $\downarrow$ ) |  | 32 | ns |
| tDF | Output Data Hold Time | (from RDN $\uparrow$ ) | 0 |  | ns |
| tRC | CSN Hold Time | (from RDN $\uparrow$ ) | 0 |  | ns |
| tRA | Address Hold Time | (from RDN $\uparrow$ ) | 0 |  | ns |
|  |  |  |  |  | ns |
| tAW | Address Setup Time | ( to WRN $\downarrow$ ) | 0 |  | ns |
| tCW | CSN Setup Time | ( to WRN $\downarrow$ ) | 0 |  | ns |
| tWW | WRN Low Level Width |  | 20 |  | ns |
| tDW | Setup Time of Input Data | ( to WRN $\uparrow$ ) | 15 |  | ns |
| tDH | Hold Time of Input Data | (from WRN $\uparrow$ ) | 0 |  | ns |
| tWC | CSN Hold Time | (from WRN $\uparrow$ ) | 0 |  | ns |
| tWA | Address Hold Time | (from WRN $\uparrow$ ) | 0 |  | ns |

(2) $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item |  | Min. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| tAR | Address Setup Time | ( to RDN $\downarrow$ ) | 0 |  | ns |
| tCR | CSN Setup Time | ( to RDN $\downarrow$ ) | 0 |  | ns |
| tRD | Output Data Delay Time | (from RDN $\downarrow$ ) |  | 51 | ns |
| tDF | Output Data Hold Time | (from RDN $\uparrow$ ) | 0 |  | ns |
| tRC | CSN Hold Time | (from RDN $\uparrow$ ) | 0 |  | ns |
| tRA | Address Hold Time | (from RDN $\uparrow$ ) | 0 |  | ns |
|  |  |  |  |  | ns |
| tAW | Address Setup Time | ( to WRN $\downarrow$ ) | 0 |  | ns |
| tCW | CSN Setup Time | ( to WRN $\downarrow$ ) | 0 |  | ns |
| tWW | WRN Low Level Width |  | 30 |  | ns |
| tDW | Setup Time of Input Data | ( to WRN $\uparrow$ ) | 20 |  | ns |
| tDH | Hold Time of Input Data | (from WRN $\uparrow$ ) | 0 |  | ns |
| tWC | CSN Hold Time | (from WRN $\uparrow$ ) | 0 |  | ns |
| tWA | Address Hold Time | (from WRN $\uparrow$ ) | 0 |  | ns |

### 8.2.5. Port Input Delay Time

The figure on the lower right side shows the delay time when port signals $\operatorname{PA}[7: 0], \mathrm{PB}[7: 0], \mathrm{PC}[7: 0], \operatorname{PD}[7: 0]$ are read from RR4~7 registers by real-time input when disabling the integral filter.
(1) $\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tDIR | Input Transmission Delay <br> Time |  | 34 | ns |

(2) $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDIR | Input Transmission Delay <br> Time | 54 | ns |  |



### 8.2.6. Port Output Delay Time

The figure on the lower right side shows delay time when port signals $\mathrm{PA}[7: 0], \mathrm{PB}[7: 0], \mathrm{PC}[7: 0], \mathrm{PD}[7: 0]$ are set output after writing the output data to WR4~7 registers.

$$
\text { (1) } \mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%
$$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDOR | Output Transmission <br> Delay Time |  | 28 | ns |

(2) $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDOR | Output Transmission <br> Delay Time |  | 44 | ns |



### 8.2.7. Bit Control Output Delay Time

The figure on the lower right side shows delay time when port signals $\mathrm{PA}[7: 0], \mathrm{PB}[7: 0], \mathrm{PC}[7: 0], \mathrm{PD}[7: 0]$ are output by bit control after writing output designation number to WR 0,1 registers.
(1) VDD $=5.0 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tDOB | Output Transmission <br> Delay Time |  | 28 | ns |

(2) $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDOB | Output Transmission <br> Delay Time |  | 44 | ns |



### 8.2.8. Strobe Signal Width

The figure on the right side shows valid pulse width of INSTB signal and OTSTB signal.
VDD $=3.0 \sim 5.5 \mathrm{~V}$

| Mark | Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tSBW | INSTB, OTSTB Valid Pulse <br> Width | 10 |  | ns |



### 8.2.9. Simultaneous Input Latch Timing

The figure on the lower right side shows timing of Setup/Holding of input signals to the rising / falling edge of INSTB signal when simultaneous input latch is operated.

$$
\text { (1) } \mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%
$$

| Mark | Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tSSI | Input Signal Setup Time | 7 |  | ns |
| tHSI | Input Signal Holding Time | 18 |  | ns |

$$
\text { (2) VDD }=3.3 \mathrm{~V} \pm 10 \%
$$



| Mark | Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| tSSI | Input Signal Setup Time | 7 |  | ns |
| tHSI | Input Signal Holding Time | 23 |  | ns |

- In case simultaneous input latch is performed by the command (EAh), the above time values are based on the point of CLK $\uparrow$ which passes one or two cycles after WRN $\uparrow$ of the command writing.
- In case simultaneous input latch is performed by the timer, the above time values are based on the point of CLK $\uparrow$ at the time-out.


### 8.2.10. Simultaneous Output Set Delay Time

The figure on the lower right side shows the delay time when the port output signal is set at the rising / falling edge of OTSTB signal during simultaneous output set operation.

$$
\text { (1) VDD }=5.0 \mathrm{~V} \pm 10 \%
$$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDS1 | PB,PC Port Output Delay <br> Time |  | 34 | ns |
| tDS2 | PA,PD Port Output Delay <br> Time |  | 45 | ns |

(2) $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDS1 | PB,PC Port Output Delay <br> Time |  | 53 | ns |
| tDS2 | PA,PD Port Output Delay <br> Time |  | 71 | ns |



- To avoid malfunction by simultaneous switching, outputs of ports PA, PD are delayed about $7 \mathrm{nsec}(5 \mathrm{~V}$ typ. value) from those of ports $\mathrm{PB}, \mathrm{PC}$.
- In case simultaneous output set is performed by the command (EBh), the above time values are based on the point of CLK $\uparrow$ which passes one or two cycles after WRN $\uparrow$ of the command writing.
- In case simultaneous output set is performed by the timer, the above time values are based on the point of CLK $\uparrow$ at the time-out.


### 8.2.11 Interrupt Delay Time

(1) $\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDII | INSTB Interrupt Delay <br> Time |  | 39 | ns |
| tDIO | OTSTB Interrupt Delay <br> Time |  | 38 | ns |
| tDIC | Input Transition Interrupt <br> Delay Time | tcyc+40 | ns |  |
| tDIT | Timer Interrupt Delay <br> Time | 40 | ns |  |

tCYC is a cycle time of CLK.
(2) $\mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDII | INSTB Interrupt Delay <br> Time |  | 61 | ns |
| tDIO | OTSTB Interrupt Delay <br> Time |  | 59 | ns |
| tDIC | Input Transition Interrupt <br> Delay Time | tcyc+62 | ns |  |
| tDIT | Timer Interrupt Delay <br> Time |  | 62 | ns |

tCYC is a cycle time of CLK.


Timer


### 8.2.12. Delay Time in Independent Mode

(1) $\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDT | Input/Output Transmission <br> Delay Time Note1 |  | 27 | ns |
| tHS | HLDN Setup Time | 5 |  | ns |
| tHH | HLDN Hold Time | 10 |  | ns |
| tDE | OEN Output Delay Time |  | 30 | ns |
| tDZ | OEN Output Z Delay Time |  | 10 | ns |

Note1: Filter is disabled.
(2) VDD $=3.3 \mathrm{~V} \pm 10 \%$

| Mark | Item | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tDT | Input/Output Transmission <br> Delay Time Note1 |  | 42 | ns |
| tHS | HLDN Setup Time | 8 |  | ns |
| tHH | HLDN Hold Time | 12 |  | ns |
| tDE | OEN Output Delay Time |  | 47 | ns |
| tDZ | OEN Output Z Delay Time |  | 16 | ns |

Note1: Filter is disabled.


## 9. Package Dimensions



## Lead Free



| Symbol | Size mm (inch) |  |  | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Minimum | Standard | Maximum |  |
| A | - | - | $\begin{gathered} 1.2 \\ (0.047) \\ \hline \end{gathered}$ | Height from installation face to top end of package main unit. |
| A1 | 0 | - | $\begin{gathered} 0.25 \\ (0.010) \\ \hline \end{gathered}$ | Height from installation face to bottom end of package main unit. |
| A2 | $\begin{gathered} 0.95 \\ (0.037) \\ \hline \end{gathered}$ | $\begin{gathered} 1.0 \\ (0.039) \\ \hline \end{gathered}$ | $\begin{gathered} 1.05 \\ (0.041) \\ \hline \end{gathered}$ | Height from top to bottom of package main unit. |
| b | $\begin{gathered} 0.15 \\ (0.006) \\ \hline \end{gathered}$ | $\begin{gathered} 0.22 \\ (0.009) \\ \hline \end{gathered}$ | $\begin{gathered} 0.28 \\ (0.011) \\ \hline \end{gathered}$ | Pin width |
| c | $\begin{gathered} 0.12 \\ (0.005) \\ \hline \end{gathered}$ | $\begin{gathered} 0.17 \\ (0.007) \\ \hline \end{gathered}$ | $\begin{gathered} 0.22 \\ (0.009) \\ \hline \end{gathered}$ | Pin thickness |
| D | $\begin{gathered} 11.8 \\ (0.465) \\ \hline \end{gathered}$ | $\begin{gathered} 12.0 \\ (0.472) \\ \hline \end{gathered}$ | $\begin{gathered} 12.2 \\ (0.480) \\ \hline \end{gathered}$ | Maximum length of package length direction including pins. |
| D1 | $\begin{gathered} 9.9 \\ (0.390) \\ \hline \end{gathered}$ | $\begin{gathered} 10.0 \\ (0.394) \\ \hline \end{gathered}$ | $\begin{gathered} 10.1 \\ (0.398) \\ \hline \end{gathered}$ | Length of package main unit excluding pins. |
| E | $\begin{gathered} 11.8 \\ (0.465) \end{gathered}$ | $\begin{gathered} 12.0 \\ (0.472) \end{gathered}$ | $\begin{gathered} 12.2 \\ (0.480) \end{gathered}$ | Maximum length of package width direction including pins. |
| E1 | $\begin{gathered} 9.9 \\ (0.390) \\ \hline \end{gathered}$ | $\begin{gathered} 10.0 \\ (0.394) \\ \hline \end{gathered}$ | $\begin{gathered} 10.1 \\ (0.398) \\ \hline \end{gathered}$ | Width of package main unit excluding pins. |
| e | $\begin{gathered} 0.5 \\ (0.020) \end{gathered}$ |  |  | Pin pitch standard size |
| L | $\begin{gathered} 0.45 \\ (0.018) \\ \hline \end{gathered}$ | $\begin{gathered} 0.6 \\ (0.024) \\ \hline \end{gathered}$ | $\begin{gathered} 0.75 \\ (0.030) \\ \hline \end{gathered}$ | Length of flat section of pins contacting the installation face. |
| Z | $\begin{aligned} & \text { 1.25 TYP. } \\ & \text { (0.049 TYP.) } \end{aligned}$ |  |  | Length from center of outer-most pin to outer-most pin section of package main unit. |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ | Angle of pin flat section to installation face. |
| aaa | $\begin{gathered} 0.10 \\ (0.004) \\ \hline \end{gathered}$ |  |  | Uniformity pin base (permissible value of the vertical). |
| bbb | $\begin{gathered} 0.10 \\ (0.004) \\ \hline \end{gathered}$ |  |  | Permissible error value of pin center position (horizontal). |

## 10. PIX132 Storage and Recommended Installation Conditions

### 10.1 Storage of this IC

Note the following items in regard to the storage of this IC.
(1) Do not throw or drop the IC. Otherwise, the packing material could be torn, damaging the airtightness.
(2) Store the IC under the temperature $40^{\circ} \mathrm{C}$ or lower and humidity $85 \% \mathrm{RH}$ or lower with damp-proof package and use the IC within 12 months.
(3) If the IC usage date has expired, remove any dampness by baking it under the temperature $125^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for 24 hours.

The baking counts are up to five times. If damp-proofing is damaged before expiration, apply damp removal processing also.
(4) Apply device corruption prevention using static electricity before applying dampness removal processing.
(5) After opening the damp-proof package, store the IC under $5 \sim 30^{\circ} \mathrm{C}$ and aver. $30 \sim 60 \% \mathrm{RH}$ per day and install it within seven days. Make sure that baking processing is applied before installation of the IC that is left in the storage for a time that exceeds the expiration period as indicated above.

### 10.2 Standard Installation Conditions by Soldering Iron

The standard installation conditions for the IC by soldering iron are as follows.
(1) Installation method: Soldering iron (heating the lead section only)
(2) Installation conditions: (a) $380^{\circ} \mathrm{C}$ for 5 seconds or less
: (b) $260^{\circ} \mathrm{C}$ for 10 seconds or less

### 10.3 Standard Installation Conditions by Solder Reflow

The standard installation conditions for the IC by solder reflow are as follows.
(1) Installation method: Far/middle infrared solder reflow
(2) Preheating conditions :
(3) Solder reflow conditions :
(4) Solder reflow count :
$150 \sim 190^{\circ} \mathrm{C}$ for $60 \sim 80$ seconds
(a) $255 \sim 260^{\circ} \mathrm{C}$ for 10 seconds or less
(b) $220^{\circ} \mathrm{C}$ or higher for 60 seconds or less

Up to twice within the maximum temperature of the heat-proof profile

The temperatures in the installation conditions are based on the package surface temperature. The temperature profile indicates the upper limit of the heat-proof temperature. Install the IC within the following profile.


PIX132 Standard Soldering Reflow Heat-Proof Profile

## Appendix A Clock Frequency Conversion Formula

PIX132 standard frequency of input clock is 16 MHz . In this manual, filter time constant or the timer will be based upon the assumption that all clock frequencies are 16 MHz . When the user inputs a clock frequency other than 16 MHz , please refer to the following formulas:
(1) Filter Delay Time

Filter Delay Time $T_{D}(S E C)$ can be calculated as follows when clock frequency is $f(H z)$ and time constant setting value is $N$.

$$
T D=\frac{1}{f} \times 16 \times 2^{N}
$$

## (2) Removable Noise Width

Removable Noise Width $\mathrm{T}_{\mathrm{NW}}$ (SEC) can be calculated as follows when clock frequency is $\mathrm{f}(\mathrm{Hz})$ and time constant setting value is N .

$$
T N W=\frac{1}{f} \times 14 \times 2^{N}
$$

## (3) Timer Value

Actual time of the time-out $T_{R T}(S E C)$ can be calculated as follows when clock frequency is $f(\mathrm{~Hz})$ and timer setting value is N .

$$
\begin{array}{ll}
\text { At WR3/D7 }=0 & \text { TRT }=\frac{1}{f} \times 16 \times \mathrm{N} \\
\text { At WR3/D7 }=1 & \text { TRT }=\frac{1}{f} \times 16000 \times \mathrm{N}
\end{array}
$$

## Appendix B Noise Removal of Built-in Integral Filter

PIX132 is operated in independent mode. The following are the waveforms of input signals mixing noise and output signals after passing a built-in integral filter:
(1) Time Constant Setting Value $=0$ (Delay Time $1 \mu \mathrm{sec}$ ) $\quad C L K=16 \mathrm{MHz}$

(2) Time Constant Setting Value $=7$ (Delay Time $128 \mu \mathrm{sec}$ ) CLK=16MHz

Noise passed through Low-speed Photo Coupler (Pulse Width: 50~100 $\mu \mathrm{sec}$ )



[^0]:    Display status of RR4, 5, 6, 7

